

TECHNICAL BULLETIN

No. TB 11-6690-252-10-4

HEADQUARTERS
DEPARTMENT OF THE ARMY
Washington, DC, 15 January 1979

SUPPLEMENTARY OPERATION INSTRUCTIONS

TEST SET, INTEGRATED CIRCUIT CARD

TESTERS AN/USM-371 AND AN/USM-371A

(TEST PROGRAMS FOR AUTODIN

PRINTED CIRCUIT CARDS

NO. SM-E-546587 THROUGH SM-E-546840)

REPORTING OF ERRORS

You can improve this bulletin by recommending improvements using DA Form 2028-2. Fill out the form and forward it to the **Commander, US Army Communications and Electronics Materiel Readiness Command, ATTN: DRSEL-ME-MQ**, Fort Monmouth, NJ 07703.

A reply will be furnished directly to you.

1. **Purpose** This technical bulletin provides supplementary instructions in the test programs and associated data for troubleshooting AUTODIN printed circuit cards No. SM-E-546587 through SM-E-546840 using Test Set, Integrated Circuit Card Tester AN/USM-371 and AN/USM-371A.

NOTE:

In this bulletin, the following test sets are referenced by the indicated manufacturer's model number:

Nomenclature
AN/USM-371
AN/USM-371A

Model Number
Model ICT-102
Model ICT-103

2. **Test Procedures.** Refer to the general instructions to become familiar with the basic data required for troubleshooting the faulty printed circuit card. Locate the schematic diagram and test data that pertain to the faulty card. Operate the test set to isolate the fault as described in the operating procedures.

Dynatronics Products

PC CARD TEST PROGRAMS
for the
MODEL ICT- 102 and ICT- 103
PRINTED CIRCUIT CARD TESTER

PROGRAM MANUAL

INTEGRATED CIRCUIT CARD TEST SET
AN/USM-371 and AN/USM371A
used for
AUTODIN PC CARDS
SM-E-546 587 through SM-E-546 840

GENERAL DYNAMICS
Electro Dynamic Division

LIST OF EFFECTIVE PAGES

TOTAL NUMBER OF PAGES IS 99 AS FOLLOWS:

| <i>Page No.</i> | <i>Issue</i> | <i>Page No.</i> | <i>Issue</i> | <i>Page No.</i> | <i>Issue</i> | <i>Page No.</i> | <i>Issue</i> |
|---------------------------|-----------------|-----------------|--------------|-----------------|--------------|-----------------|--------------|
| Title | Original | | | | | | |
| A | Original | | | | | | |
| i- ii | Original | | | | | | |
| 1 through 95 | Original | | | | | | |

* The asterisk indicates pages revised, added or deleted by the current change.

TABLE OF CONTENTS

| | P a g e |
|--|-------------|
| General Description | 1 |
| Card Tester Schematic or Logic Diagram Markings | 2 |
| Card Tester Waveform Markings | 3 |
| Model ICT-102 Operating Procedures | 3 |
| Model ICT-103 Operating Procedures | 6 |
| Special Considerations | |
| Jumpers | 8 |
| +5V EXT Power Supply Adjustment | 8 |
| Printed Circuit Card Adapters | 10 |
| Printed Circuit Card Adapter MX-9098/USM-371.. | 11 |
| Printed Circuit Card Adapter MX-9090/USM-371.. | 12 |
| Printed Circuit Card Adapter MX-9091/USM-371.. | 13 |
| Printed Circuit Card Adapter MX-9092/USM-371. | 14 |
| Printed Circuit Card Adapter MX-9093/USM-371.. | 15 |
| Printed Circuit Card Adapter MX-9094/USM-371.. | 16 |
| Printed Circuit Card Adapter MX-9095/USM-371.. | 17 |
| Printed Circuit Card Adapter MX-9096/USM-371.. | 18 |
| Printed Circuit Card Adapter MX-9097/USM-371.. | 19 |
| Printed Circuit Card Assembly Numbers | 20-95 |
| SM-E-546587 | 20,21 |
| SM-E-546590 | 22,23,24,25 |
| SM-E-546593 | 26,27,28,29 |
| SM-E-546596 | 30,31 |

TABLE OF CONTENTS (CONT'D)

| | Page |
|--------------------------|-------------------|
| SM-E--546599 | 32,33 |
| SM-E-546602 | 34,35 |
| SM-E-546605 | 36,37,38,39 |
| SM-E-546614 | 40,41,42,43 |
| SM-E-546620 | 44,45 |
| SM-E-546623 | 46,47 |
| SM-E-546626 | 48,49 |
| SM-E-546629 | 50,51 |
| SM-E-546632 | 52,53 |
| SM-E-546635 | 54,55,56,57 |
| SM-E-546638 | 58,59,60,61 |
| SM-E-546641 | 62,63 |
| SM-E-546644 | 64,65,66,67 |
| SM-E-546647 | 68,69,70,71 |
| SM-E-546653 | 72,73 |
| SM-E-546656 | 74,75 |
| SM-E-546659 | 74,75 |
| SM-E-546662 | 76,77 |
| SM-E-546807 | 78,79 |
| SM-E-546810 | 80,81,82,83 |
| SM-E-546831 | 84,85,86,87,88,89 |
| SM-E-546837 | 92,93 |
| SM-E-546840 | 94-95 |

LIST OF ILLUSTRATIONS

| Figure | | Page |
|--------|---|------|
| 1 | Printed Circuit Card Testers (100 Series) | 1 |
| 2 | Model ICT-102 Waveform Sheet Example | 4 |
| 3 | Model ICT-103 Waveform Sheet Example | 6 |
| 4 | Typical RC Network | 9 |
| 5 | Voltage Tolerance Versus Time Delay Chart | 9 |
| 6 | Printed Circuit Card Adapter MX-9089/USM-371 (23 Pin Anelex) | 11 |
| 7 | Printed circuit Card Adapter MX-9090/USM-371 (44/48 Pin Anelex) | 12 |
| 8 | Printed Circuit Card Adapter MX-9091/USM-371 (22 Pin SN-394 Red) | 13 |
| 9 | Printed Circuit Card Adapter MX-3092/USM-371.. (26 Pin SN-394 Black) | 14 |
| 10 | Printed Circuit Card Adapter MX-9093/USM-371 | 15 |
| 11 | Printed Circuit Card Adapter MX-9094/USM-371.. (43/86 Pin FGC) | 16 |
| 12 | Printed Circuit Card Adapter MX-9095/USM-371..... (60 Pin TCU) | 17 |
| 13 | Printed Circuit Card Adapter MX-9096/USM-371 | 18 |
| 14 | Printed Circuit Card Adapter MX-9097/USM-371 | 19 |
| | (25 Pin FGC) | |


LIST OF TABLES

| Table | | Page |
|-------|---|------|
| 1 | Printed Circuit Card Adapters | 10 |
| 2 | Printed Circuit Card Adapter MX-9089/USM-371 Pin Cross Reference | 11 |
| 3 | Printed Circuit Card Adapter MX-9090/USM-371 Pin Cross Reference | 12 |
| 4 | Printed Circuit Card Adapter MX-9091/USM-371 Pin Cross Reference | 13 |
| 5 | Printed Circuit Card Adapter MX-9092/USM-371 Pin Cross Reference | 14 |
| 6 | Printed Circuit Card Adapter MX-9093/USM-371 Pin Cross Reference | 15 |
| 7 | Printed Circuit Card Adapter MX-9094/USM-371 Pin Cross Reference | 16 |
| 8 | Printed Circuit Card Adapter MX-9095/USM-371 Pin Cross Reference | 17 |
| 9 | Printed Circuit Card Adapter MX-9096/USM-371 Pin Cross Reference | 18 |
| 10 | Printed Circuit Card Adapter MX-9097/USM-371 Pin Cross Reference | 19 |

GENERAL DESCRIPTION

Dynatronics Printed Circuit Card tester models ICT-102 and ICT-103 provide the capability for dynamically testing virtually any logic family on a visual basis. Punched Hollerith cards contain individual programs which eliminate elaborate test hook-ups normally found during testing operations. No external test equipment is necessary because complete dynamic tests are performed by the Card Tester each time an individual program card is inserted into the card reader. All conditions (signal generation, power distribution, grounding, loading, test rates, etc.) are controlled by the program card and all circuits are fully tested by following a simple set of instructions and observing the GO/NO-GO and FAULT indicator lamps on the front panel. These instructions are provided in the following paragraphs.

Differences in the two models (ICT-102 and ICT-103) are illustrated in figure 1, Basically the card testers function alike with the main differences being in operator switch setting procedures. The model ICT-102 Card Tester uses rotary switches for selecting circuit under test output signal GO/NO-GO test parameters whereas the model ICT-103 Card Tester features pushbuttons in place of the rotary switches. Individual card test documentation provided in this manual can be used for either model Card Tester.



-96 18

MODEL ICT-102 CARD TESTER



-96 82

MODEL ICT-103 CARD TESTER

Figure 1. Printed Circuit Card Testers (100 Series)

CARD TESTER SCHEMATIC OR LOGIC DIAGRAM MARKINGS

Each schematic or logic diagram associated with individual programmed cards are marked such that pertinent information related to signal routing, power distribution, and other test requirements are readily available to the test technician. Markings and symbols normally found on schematic or logic diagrams are listed below:

- a. Parenthesis - Used to enclose test information such as pin numbers and test signals generated by the card tester and routed to the card-under-test via the card reader, i.e., (4) indicates that this pin connects to the card tester CARD IN TEST connector, pin 4; (+CO) indicates that test signal +CO is Connected to the card-under-test via the card reader.
- b. Symbol $\textcircled{\text{H}}$ - Placed adjacent to schematic wiring which remain at a high logic level throughout the test. A high logic level is defined as the upper level of the signal voltage levels.
- c. Symbol $\textcircled{\text{L}}$ - Placed adjacent to schematic wiring which remain at a low logic level throughout the test. A low logic level is defined as the lower level of the signal voltage levels.

Note

All points not labeled $\textcircled{\text{H}}$ or $\textcircled{\text{L}}$
are dynamic i.e., are switching
during the test.

d. ~~+++++~~ - This symbol indicates input or output lines which are not tested by the card tester test program. On cards which are tested by two programs, the symbol indicates that the input or output line is not tested by either program.

e. (GRD) Symbol - Indicates that DC power ground from the card tester is applied to the card-under-test at this point.

f. (+VCC) Symbol - Independent +5 \pm 0.5 volt power supply internal to the card tester used for supplying +Vcc to the card-under-test via the card test program. This power supply, +5 EXT, is adjusted from the rear panel of the card tester.

g. \pm v, +V -V Symbols - These symbols indicate which of the three programmable power supplies are connected to the card-under-test. The output voltage values for the programmable power supplies are located on the waveform sheet in the TEST PARAMETERS table.

h. (NC) Symbol - Indicates that there is no connection made between the referenced point on the card-under-test and the card tester,

These markings are located on the schematic drawings where applicable and are defined in the TEST LEGEND contained on each schematic. Definitions for the above markings apply to both the ICT-102 and ICT-103 Card Testers.

CARD TESTER WAVEFORM MARKINGS

Several symbols are used on the waveform charts to indicate special procedures required while testing a particular printed circuit card. These symbols and special instructions are located in the notes at the bottom of each waveform chart. Before proceeding with any test it is required that the notes be read and special instructions be carried out. For example, the notes may indicate that the Card Tester +5 volt external power supply be adjusted to +4.5 volts prior to testing the printed circuit card in question. In this case the printed circuit card could be damaged if the power supply had been adjusted to +5.5 volts for the preceding test. Typical notes and symbols are described below:

- a. Asterisk * Symbol - This symbol when placed adjacent to a pin number (either input or output pin) on the waveform chart indicates that the signal on that pin is inverted with respect to the waveform shown. Typically these symbols are located in the INPUT PINS and OUTPUT PINS columns of the waveform chart.
- b. # Symbol - Indicates that no further edges are present in the output signal under test and the output is tested according to the steps for the model of Card Tester in use.
- c. Encircled Output Pins - Encircled output pins are the more significant outputs that when tested check the majority of the circuits on the card-under-test. These output pins should be tested first to determine the general status of the card being tested. For example, when testing a multiple stage shift register with individual stages brought out on pins, the last stage of the shift register would be encircled and tested before the individual stages were tested. In this manner it is determined that the card is functionally operational after checking a single output pin.

MODEL ICT-102 OPERATING PROCEDURES

Following is the step-by-step procedure for performing dynamic test analysis on printed Circuit cards programmed for the model ICT 102 Card Tester. These instructions pertain to all printed circuit cards: specific instructions peculiar to individual printed circuit cards undergoing tests are listed as notes on the appropriate waveform sheet. Waveform sheets for individual printed circuit cards are contained in this volume. Before proceeding with any test, the operator must read the notes contained on the waveform sheet and follow any specific instructions first. In addition the necessary card adapters, card extender cables, and programmable load boards should be inserted in the Card Tester to accommodate the card to be tested. The steps listed below provide the necessary information for successful diagnostic testing of all printed circuit cards programmed for testing with the ICT-102.

- a. Refer to the appropriate card under test schematic or logic diagram and corresponding waveform sheet. On the waveform sheet, locate the notes and follow the instructions pertinent to the operator. Typically, the notes are located along the bottom edge of the waveform sheet.
- b. Insert the PC card adapter and/or extender cable (if required) into the CARD IN TEST connector on the front panel of the Card Tester.
- c. Insert the printed circuit card to be tested into the card adapter with the component side facing up.
- d. Locate the corresponding card under test program card and insert it into the card reader slot as depicted on the front panel of the Card Tester. Push the program card into the card reader slot until there is a noticeable resistance felt against the test card. Move the card reader handle clockwise until it is in the full closed position.




Figure 2. Model ICT-102 Waveform Sheet Example

Note

When initially energized, the Card Tester INPUT FAULT indicator is illuminated. Resetting the Card Tester should clear the INPUT PAULT indicator. If the INPUT FAULT indicator is not extinguished after resetting the Card Tester, a true input fault is present in the card-under-test and should be corrected before continuing.

e. Select the output pin to be tested on the front panel IN/OUT SELECTOR switches (S2 and S3). Figure 2 shows a typical example of an output pin (pin 16) and its location on the waveform chart.

f. Set WAVEFORM TEST switch A to the first number shown under the SWITCH SETTING heading which corresponds to the selected output pin on the waveform chart. As shown in figure 2, the number 1 would be selected by switch A.

g. Place WAVEFORM TEST switch B to the first number adjacent to SWITCH SETTING B which corresponds to the selected output pin.

h. Observe the three TEST indicators on the front panel and determine the outcome of the circuit being tested. The two possible indications are explained below:

1. GO indicator lights green - circuit being tested checks good for this measurement and the operator should continue with the next step.

2. NO-GO indicator lights red - circuit being tested does not meet the output requirements for the programmed test. Recheck the switch settings to ensure that there has been no operator' error and then make the necessary notations on the card in test paper work for follow-up maintenance.

i. Place WAVEFORM TEST switches A and B to the next pair of SWITCH SETTINGS, shown on the waveform chart, and observe the TEST indicators as in the previous step. Continue this procedure until all settings for a given output pin have been carried out and all test indications have been GO.

Note

A # symbol in the last "B" switch setting position indicates that a NO-GO indication should be observed for all "B" switch settings (1 through 12). A GO indication in any of these positions indicates a malfunction (more edges than required).

j. Change both IN/OUT SELECTOR switches to the next output pin number located on the waveform chart either adjacent to the output just tested or, if there is no adjacent number, to the next output pin number directly below the output pin just tested.

k. Place WAVEFORM TEST switches A and B to each pair of corresponding SWITCH SETTING numbers. Continue this procedure until all settings for a given output pin have been carried out and all test indications have been GO. Repeat

steps (j.) and (k.) until all output pins and corresponding SWITCH SETTINGS have been tested.

1. Rotate the card reader handle counter-clockwise to the full open position, remove the Program card from the card reader slot and insert the test card into the appropriate plastic card holder.

m. Determine whether or not the card under test requires additional testing using another program test card. If additional testing is required, repeat steps (a.) through (m.) for the additional test (s) . If no further testing is required, remove the tested printed circuit card from the card adapter.

MODEL ICT-103 OPERATING PROCEDURES

Following is the step-by-step procedure for performing dynamic test analysis on printed circuit cards programmed for the model ICT-103 Card Tester. These instructions pertain to all printed circuit cards: specific instructions peculiar to individual printed circuit cards undergoing tests are listed as notes on the appropriate waveform sheet. Waveform sheets for individual printed circuit cards are contained in this volume. Before proceeding with any test, the operator must read the notes contained on the waveform sheet and follow any specific instructions first. In addition the necessary card adapters, card extender cables, and programmable load boards should be inserted in the Card Tester to accommodate the card to be tested. The steps listed below provide the necessary information for successful diagnostic testing of all printed circuit cards programmed for testing with the ICT-103.

- a. Refer to the appropriate card under test schematic or logic diagram and corresponding waveform sheet. On the waveform sheet, locate the notes and follow the instructions pertinent to the operator. Test notes are normally located along the bottom edge of the waveform sheet.
- b. Insert the PC card adapter and/or extender cable (if required) into the CARD IN TEST connector on the front panel of the Card Tester.
- c. Insert the printed circuit card to be tested into the card adapter with the component side facing up.
- d. Locate the corresponding card-under-test program card and insert it into the card reader slot as depicted on the front panel of the Card Tester. Push the program card into the card reader slot until there is a noticeable resistance felt against the test card. Move the card reader handle clockwise until it is in the full closed position.




Figure 3. Model ICT-103 Waveform Sheet Example

Note

If the INPUT FAULT indicator is lit, press the RESET switch. If the INPUT FAULT indicator is not extinguished after resetting the Card Tester, a true input fault is present in the card-under-test and should be corrected before continuing.

e. Select the output pin to be tested on the front panel IN/OUT SELECTOR switches (S2 and S3). Figure 3 shows a typical example of an output pin (pin 16) and its location on the waveform chart.

f. WAVEFORM TEST "A" display should read 0 (left digit blank). If the "A^{am}" display does not read zero, press the reset switch/indicator.

g. Press the WAVEFORM TEST "B" switch corresponding to the first number adjacent to SWITCH SETTING B (figure 3) which corresponds to the selected output pin (switch number 7 in this example). WAVEFORM TEST display "A" changes to (01).

h. Observe the three TEST indicators on the front panel and determine the outcome of the circuit being tested. The two possible indications are explained below:

1. GO indicator lights green - circuit being tested checks good for this measurement and the operator should continue with the next step.

2. NO-GO indicator lights red - circuit being tested does not meet the output requirements for the programmed test. Recheck the switch settings to ensure that there has been no operator error and then make the necessary notations on the card in test paper work for follow-up maintenance.

i. Press WAVEFORM TEST switch B which corresponds to the next B SWITCH SETTING, shown on the waveform chart, and observe the TEST indicators as in the previous step. Each time a B switch is pressed the A display is incremented one count. Continue this procedure until all settings for a given output pin have been carried out and all test indications have been GO.

j. Change both IN/OUT SELECTOR switches to the next output pin number located on the waveform chart either adjacent to the output just tested or, if there is no adjacent number, to the next output pin number directly below the output pin just tested.

Note

A # symbol-in the last "B" switch setting position indicates that a GO test result should occur after "B" switch "#" is depressed. If a NO-GO indication is observed after pressing "B" switch "#", the circuit being tested has malfunctioned.

k. Press WAVEFORM TEST switch B for each pair of corresponding SWITCH SETTING numbers. Continue this procedure until all settings for a given OutPut pin have been carried out and all test indications have been GO. Repeat steps (j.) and (k.) until all output pins and corresponding SWITCH SETTINGS have been tested.

1. Rotate the card reader handle counter-clockwise to the full open position, remove the program card from the card reader slot and insert the test card into the appropriate plastic card holder.

m. Determine whether or not the card under test requires additional testing using another program test card. If additional testing is required, repeat steps (a.) through (m.) for the additional test (s) . If no further testing is required, remove the tested printed circuit card from the card adapter.

Note

In some instances, the GO/NO-GO test documentation may skip "A" display counts to enable the operator to ignore "don't care" transitions in the waveform under test. For example, consider the following:

| | | | | | | | |
|---|---|---|----|----|---|---|----|
| A | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| B | 6 | 9 | NT | NT | 3 | 6 | 10 |

Where NT = NO TEST

The operator would press the "B" switches in the following sequence: B-6 (A=1), B-9 (A=2), B-3 three times (steps A to count 5) B-6 (A=6), B-10 (A=7) .

SPECIAL CONSIDERATIONS

JUMPERS

Jumpers are required occasionally while performing tests on printed circuit cards for bypassing passive components or otherwise routing DC voltages within the card-under-test. These jumpers should be carefully placed on the card-under-test prior to inserting the program card (energizing the Card Tester) into the Card Tester and should be checked to ensure proper placement. Information concerning placement of jumpers is located in the notes at the bottom of the appropriate waveform test diagram and on the schematics or logic diagrams.

+ 5V EXT POWER SUPPLY ADJUSTMENT

Four power supply output voltages are available in the Card Tester which can be applied to the card-under-test. Three of these power supplies are controlled by the program test card and the fourth, the +5 Volt EXT power supply, is adjusted by the operator according to the individual test programs. When adjusting the +5V EXT power supply to accommodate different printed circuit card families, care should be taken to adjust the output voltage within ± 100 millivolts of the recommended voltage. Exceeding the 100 millivolt tolerance can cause erroneous readings on the Card Tester GO/NO-GO indicators, as described below.

Erroneous readings caused by maladjusted power supply voltages is normally due to the RC timing circuits present on many cards. A large voltage variation in either direction will cause a significant change in the duration of the timed interval, and may result in an erroneous "B" switch count. This phenomena is illustrated in Figure 4, along with the timing variations imposed by the tolerances on the resistor and capacitor values. The curves were generated for the circuit shown in figure 4. The switching threshold of gate Y was found




Figure 4. Typical RC Network

to remain nearly constant at approximately 2.0 volts as the supply voltage was varied from 4.50 to 5.00 volts.

It is seen in Figure 5 that with $V_{cc} = 4.75$ and nominal RC values, Gate Y will switch 1.68 usec after the output of Gate X goes to the high state. With $V_{CC} = 5.00$ and the resistor and capacitor values at the low end of the tolerance range, Gate Y will delay 1.43 usec before switching. With $V_{cc} = 4.50$ and the timing components at the high end of the tolerance range, Gate Y will delay 2.05 usec before switching. Thus, it is seen that for curves A and B, a "B" switch count of 2 would be obtained; while an erroneous "B" switch count of 3 would be obtained for the conditions represented by curve C.




Figure 5. Voltage Tolerance Versus Time Delay Chart

For cases where the time delay circuit is isolated from other circuitry it would usually be possible to program around the problem discussed above. However on many cards, several timing circuits operate in series such that while one programming technique may provide a wide margin of safety for one circuit in the series, it may reduce the margin of safety for another timing circuit in the series. **Therefore** it is desirable to reduce the magnitude of error of the controllable variables such as supply voltage which determine the duration of the timed intervals.

Note

The above conditions also affect the pulse duration of slivers (spikes) noted in some program waveforms. These spikes are not tested by the Card Tester (too narrow for detection) and are not critical with respect to the logic circuit operation. In most cases the spikes are less than 10 nanoseconds in duration and in some cases are hardly discernable from one Card Tester to the next.

PRINTED CIRCUIT CARD ADAPTERS

Several printed circuit card adapters are available to interconnect between the Card Tester and various printed circuit card families contained in this manual. Following is a cross-reference table of the individual card adapters and associated printed circuit card family. Pin number cross-reference and **card adapter identification** for individual PC card adapters are provided in the following tables and illustrations.

Table 1. Printed Circuit Card Adapters

| DYNATRONICS PART NO. | MILITARY NOMENCLATURE | ADAPTS CARD TESTER TO |
|----------------------|-----------------------|-----------------------|
| 12-890051 | MX-9089/USM-371 | 23 Pin Anelex |
| 12-890052 | MX-9090/USM-371 | 44/88 Pin Anelex |
| 12-890053 | MX-9091/USM-371 | 22 Pin SN-394 (RED) |
| 12-890054 | MX-9092/USM-371 | 26 Pin SN-394 (BLACK) |
| 12-890056 | MX-9093/USM-371 | 22 Pin MD-674 |
| 12-890059 | MX-9094/USM-371 | 43/86 Pin FGC |
| 12-890055 | MX-9095/USM-371 | 60 Pin TCU |
| 12-890050 | MX-9096/USM-371 | 46 Pin GDE |
| 12-890058 | MX-9097/USM-371 | 25 Pin FGC |

PRINTED CIRCUIT CARD ADAPTERS MX-9089/USM-371

Table 2. Printed Circuit Card Adapter MX-9089/USM-371
Pin Cross Reference

| ADAPTER MX-9089/USM-371 | CARD TESTER PIN NUMBER | ADAPTER MX-9089/USM-371 | CARD TESTER PIN NUMBER |
|----------------------------|---------------------------|----------------------------|---------------------------|
| 1 | 46 | 12 | 35 |
| 2 | 45 | 13 | 34 |
| 3 | 44 | 14 | 33 |
| 4 | 43 | 15 | 32 |
| 5 | 42 | 16 | 31 |
| 6 | 41 | 17 | 30 |
| 7 | 40 | 18 | 29 |
| 8 | 39 | 19 | 28 |
| 9 | 38 | 20 | 27 |
| 10 | 37 | 21 | 26 |
| 11 | 36 | 22 | 25 |
| | | 23 | 24 |




Figure 6. Printed Circuit Card Adapter MX-9089/USM-371
(23 Pin Analex)

PRINTED CIRCUIT CARD ADAPTERS MX-9090/USM-371

Table 3. Printed Circuit Card Adapter MX-9090/USM-371
Pin Cross Reference

| ADAPTER MX-9090/USM-371 | CARD TESTER PIN NUMBER | ADAPTER MX-9090/USM-371 | CARD TESTER PIN NUMBER |
|----------------------------|---------------------------|----------------------------|---------------------------|
| 1 | 55 | 23 | 36 |
| 2 | 53 | 24 | 34 |
| 3 | 51 | 25 | 32 |
| 4 | 49 | 26 | 30 |
| 5 | 47 | 27 | 28 |
| 6 | 45 | 28 | 26 |
| 7 | 43 | 29 | 24 |
| 8 | 41 | 30 | 22 |
| 9 | 39 | 31 | 20 |
| 10 | 37 | 32 | 18 |
| 11 | 35 | 33 | 16 |
| 12 | 33 | 34 | 14 |
| 13 | 31 | 35 | 12 |
| 14 | 29 | 36 | 10 |
| 15 | 52 | 37 | 8 |
| 16 | 50 | 38 | 6 |
| 17 | 48 | 39 | 4 |
| 18 | 46 | 40 | 2 |
| 19 | 44 | 41 | 54 |
| 20 | 42 | 42 | |
| 21 | 40 | 43 | 56 |
| 22 | 38 | 44 | |




Figure 7. Printed Circuit Card Adapter MX-9090/USM-371
(44/88 Pin Anelex)

PRINTED CIRCUIT CARD ADAPTERS MX-9091/USM-371

Table 4. Printed Circuit Card Adapter MX-9091/USM-371
Pin Cross Reference

| ADAPTER MX-9091/USM-371 | CARD TESTER PIN NUMBER | ADAPTER MX-9091/USM-371 | CARD TESTER PIN NUMBER |
|----------------------------|---------------------------|----------------------------|---------------------------|
| 1 | 22 | 12 | 11 |
| 2 | 21 | 13 | 10 |
| 3 | 20 | 14 | 9 |
| 4 | 19 | 15 | 8 |
| 5 | 18 | 16 | 7 |
| 6 | 17 | 17 | 6 |
| 7 | 16 | 18 | 5 |
| 8 | 15 | 19 | 4 |
| 9 | 14 | 20 | 3 |
| 10 | 13 | 21 | 2 |
| 11 | 12 | 22 | 1 |




Figure 8, Printed Circuit Card Adapter MX-9091/USM-371
22 Pin SN-394 (Red)

PRINTED CIRCUIT CARD ADAPTERS MX-9092/USM-371

Table 5. Printed Circuit Card Adapter MX-9092/USM-371
Pin Cross Reference

| ADAPTER MX-9092/USM-371 | CARD TESTER PIN NUMBER | ADAPTER MX-9092/USM-371 | CARD TESTER PIN NUMBER |
|----------------------------|---------------------------|----------------------------|---------------------------|
| 1 | 52 | 29 | 26 |
| 2 | 51 | 30 | 25 |
| 3 | 50 | 31 | 24 |
| 4 | 49 | 32 | 23 |
| 5 | 48 | 33 | 22 |
| 6 | 47 | 34 | 21 |
| 7 | 46 | 35 | 20 |
| 8 | 45 | 36 | 19 |
| 9 | 44 | 37 | 18 |
| 10 | 43 | 38 | 17 |
| 11 | 42 | 39 | 16 |
| 12 | 41 | 40 | 15 |
| 13 | 40 | 41 | 14 |
| 14 | 39 | 42 | 13 |
| 15 | 38 | 43 | 12 |
| 16 | 37 | 44 | 11 |
| 17 | 36 | 45 | 10 |
| 18 | 35 | 46 | 9 |
| 19 | 34 | 47 | 8 |
| 20 | 33 | 48 | 7 |
| 21 | 32 | 49 | 6 |
| 22 | 31 | 50 | 5 |
| 23 | 30 | 51 | 4 |
| 24 | 29 | 52 | 3 |
| 25 | 28 | 53 | 2 |
| 26 | 27 | 54 | 1 |




Figure 9. Printed Circuit Card Adapter MX-9092/USM-371
26 Pin SN-394 (Black)

PRINTED CIRCUIT CARD ADAPTERS MX-9093/USM-371

Table 6. Printed Circuit Card Adapter MX-9093/USM-371
Pin Cross Reference

| ADAPTER MX-9093/USM-371 | CARD TESTER PIN NUMBER | ADAPTER MX-9093/USM-371 | CARD TESTER PIN NUMBER |
|----------------------------|---------------------------|----------------------------|---------------------------|
| A | 1 | N | 12 |
| B | 2 | P | 13 |
| C | 3 | R | 14 |
| D | 4 | S | 15 |
| E | 5 | T | 16 |
| F | 6 | U | 17 |
| H | 7 | V | 18 |
| J | 8 | W | 19 |
| K | 9 | X | 20 |
| L | 10 | Y | 21 |
| M | 11 | Z | 22 |

#G, I, O, Q - omitted




Figure 10. Printed Circuit Card Adapter MX-9093/USM-371
22 Pin MD-674

PRINTED CIRCUIT CARD ADAPTERS MX-9094/USM-371

Table 7. Printed Circuit Card Adapter MX-9094/USM-371
Pin Cross Reference

| ADAPTER MX-9094/USM-371 | CARD TESTER PIN NUMBER | ADAPTER MX-9094/USM-371 | CARD TESTER PIN NUMBER |
|----------------------------|---------------------------|----------------------------|---------------------------|
| 1 | 1 | 45 | 23 |
| 3 | 2 | 47 | 24 |
| 5 | 3 | 49 | 25 |
| 7 | 4 | 51 | 26 |
| 9 | 5 | 53 | 27 |
| 11 | 6 | 55 | 28 |
| 13 | 7 | 57 | 29 |
| 15 | 8 | 59 | 30 |
| 17 | 9 | 61 | 31 |
| 19 | 10 | 63 | 32 |
| 21 | 11 | 65 | 33 |
| 23 | 12 | 67 | 34 |
| 25 | 13 | 69 | 35 |
| 27 | 14 | 71 | 36 |
| 29 | 15 | 73 | 37 |
| 31 | 16 | 75 | 38 |
| 33 | 17 | 77 | 39 |
| 35 | 18 | 79 | 40 |
| 37 | 19 | 81 | 41 |
| 39 | 20 | 83 | 42 |
| 41 | 21 | 85 | 43 |
| 43 | 22 | | |





Figure 11, Printed Circuit Card Adapter MX-9094/USM-371
43/86 Pin FGC

9677

PRINTED CIRCUIT CARD ADAPTERS MX-9095/USM-371

Table 8. Printed Circuit Card Adapter MX-9095/USM-371
Pin Cross Reference

| ADAPTER MX-9095/USM-371 | CARD TESTER PIN NUMBER | ADAPTER MX-9095/USM-371 | CARD TESTER PIN NUMBER |
|----------------------------|---------------------------|----------------------------|---------------------------|
| 1 | 56 | 31 | 54 (+5V) |
| 2 | 51 | 32 | No connection |
| 3 | No connection | 33 | 55 |
| 4 | 49 | 34 | 53 |
| 5 | 47 | 35 | 52 |
| 6 | 45 | 36 | 50 |
| 7 | 43 | 37 | 48 |
| 8 | 41 | 38 | 46 |
| 9 | 39 | 39 | 44 |
| 10 | 37 | 40 | 42 |
| 11 | 35 | 41 | 40 |
| 12 | 33 | 42 | 38 |
| 13 | 31 | 43 | 36 |
| 14 | 29 | 44 | 34 |
| 15 | 27 | 45 | 32 |
| 16 | 25 | 46 | 30 |
| 17 | 23 | 47 | 28 |
| 18 | 21 | 48 | 26 |
| 19 | 19 | 49 | 24 |
| 20 | 17 | 50 | 22 |
| 21 | 15 | 51 | 20 |
| 22 | 13 | 52 | 18 |
| 23 | 11 | 53 | 16 |
| 24 | 9 | 54 | 14 |
| 25 | 7 | 55 | 12 |
| 26 | 5 | 56 | 10 |
| 27 | 3 | 57 | 8 |
| 28 | No connection | 58 | 6 |
| 29 | No connection | 59 | 4 |
| 30 | 1 | 60 | 2 |



9678

Figure 12. Printed Circuit Card Adapter MX-9095/USM-371
60 Pin TCU

PRINTED CIRCUIT CARD ADAPTERS MX-9096/USM-371

Table 9. Printed Circuit Card Adapter MX-9096/USM-371
Pin Cross Reference

| ADAPTER MX-9096/USM-371 | CARD TESTER PIN NUMBER | ADAPTER MX-9096/USM-371 | CARD TESTER PIN NUMBER |
|----------------------------|---------------------------|----------------------------|---------------------------|
| *1 | 55 | A | 56 (GRD.) |
| *2 | 53 | B | 54(+4.75V) |
| 3 | 51 | C | 52 |
| 4 | 49 | D | 50 |
| 5 | 47 | E | 48 |
| 6 | 45 | F | 46 |
| 7 | 43 | H | 44 |
| 8 | 41 | J | 42 |
| 9 | 39 | K | 40 |
| 10 | 37 | L | 38 |
| 11 | 35 | M | 36 |
| 12 | 33 | N | 34 |
| 13 | 31 | P | 32 |
| 14 | 29 | R | 30 |
| 15 | 27 | S | 28 |
| 16 | 25 | T | 26 |
| 17 | 23 | U | 24 |
| 18 | 21 | V | 22 |
| 19 | 19 | W | 20 |
| 20 | 17 | X | 18 |
| 21 | 15 | Y | 16 |
| 22 | 13 | Z | 14 |
| 23 | 11 | AA | 12 |

* If these pins are Power/GRD they are tied to +4.5V/GRD on Autodin Card itself.





Figure 13. Printed Circuit Card Adapter MX-9096/USM-371
46 Pin GDE

PRINTED CIRCUIT CARD ADAPTERS MX-9097/USM-371


Table 10. Printed Circuit Card Adapter MX-9097/USM-371
Pin Cross Reference

| ADAPTER MX-9097/USM-371 | CARD TESTER PIN NUMBER | ADAPTER MX-9097/USM-371 | CARD TESTER PIN NUMBER |
|----------------------------|---------------------------|----------------------------|---------------------------|
| 1 | 25 | 13 | 13 |
| 2 | 24 | 14 | 12 |
| 3 | 23 | 15 | 11 |
| 4 | 22 | 16 | 10 |
| 5 | 21 | 17 | 9 |
| 6 | 20 | 18 | 8 |
| 7 | 19 | 19 | 7 |
| 8 | 18 | 20 | 6 |
| 9 | 17 | 21 | 5 |
| 10 | 16 | 22 | 4 |
| 11 | 15 | 23 | 3 |
| 12 | 14 | 24 | 2 |
| | | 25 | 1 |




9680

Figure 14. Printed Circuit Card Adapter MX-9097/USM-371
25 Pin FGC



7-2-71
JN



SM-E-546587 DOC. NO. 23-2164-11

COVT APPD. JN DATE 7-7-71


| TEST PARAMETERS | |
|--------------------|--------|
| VCC | +5V |
| V _{EXT} | +4.75V |
| V _{REF} | 0V |
| V _{TEST} | 0V |
| V _{LOAD} | 0V |
| V _{DRIVE} | 0V |
| V _{TEST} | 0V |


| SW ASSIGNMENT | |
|---------------|---|
| 1 | + |
| 2 | + |
| 3 | + |
| 4 | + |
| 5 | + |
| 6 | + |
| 7 | + |
| 8 | + |
| 9 | + |
| 0 | + |


| OUTPUT PINS (TEST POINTS) | SWITCH SETTING | + | CO | REF |
|----------------------------|----------------------------|---|----|-----|
| 14 | A 1 2 3 4 5 B 6 7 8 9 # | | | |
| 15 | A 1 2 3 4 5 B 6 7 8 9 # | | | |
| 16, 18, 21, 25, 27, 29 | A 1 2 3 4 5 B 6 7 8 9 # | | | |
| 20, 18, 24, 41, 51, 35, 50 | A 1 2 3 4 5 B 6 7 8 9 # | | | |
| 36 | A 1 2 3 4 5 B 6 7 8 9 # | | | |
| | A 1 2 3 4 5 B 6 7 8 9 # | | | |
| | A 1 2 3 4 5 B 6 7 8 9 # | | | |
| | A 1 2 3 4 5 B 6 7 8 9 # | | | |
| | A 1 2 3 4 5 B 6 7 8 9 # | | | |
| | A 1 2 3 4 5 B 6 7 8 9 # | | | |
| | A 1 2 3 4 5 B 6 7 8 9 # | | | |
| | A 1 2 3 4 5 B 6 7 8 9 # | | | |
| | A 1 2 3 4 5 B 6 7 8 9 # | | | |
| | A 1 2 3 4 5 B 6 7 8 9 # | | | |
| | A 1 2 3 4 5 B 6 7 8 9 # | | | |
| | A 1 2 3 4 5 B 6 7 8 9 # | | | |
| | A 1 2 3 4 5 B 6 7 8 9 # | | | |
| | A 1 2 3 4 5 B 6 7 8 9 # | | | |
| | A 1 2 3 4 5 B 6 7 8 9 # | | | |
| | A 1 2 3 4 5 B 6 7 8 9 # | | | |
| | A 1 2 3 4 5 B 6 7 8 9 # | | | |
| | A 1 2 3 4 5 B 6 7 8 9 # | | | |
| | A 1 2 3 4 5 B 6 7 8 9 # | | | |
| | A 1 2 3 4 5 B 6 7 8 9 # | | | |
| | A 1 2 3 4 5 B 6 7 8 9 # | | | |
| | A 1 2 3 4 5 B 6 7 8 9 # | | | |
| | A 1 2 3 4 5 B 6 7 8 9 # | | | |
| | A 1 2 3 4 5 B 6 7 8 9 # | | | |

COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U.S.A. +BU REF

- NOTES:
- * DENOTES INVERTED SIGNAL.
 - VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
 - IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST.
IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.
 - ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.







SM-E-546590 DOC. NO. 23-2165-12

GOVT APPD. JN DATE 7-7-71


| TEST PARAMETERS | | | |
|-----------------|-------|---------|---------|
| Vcc | +4.75 | SIG | V |
| LV | | LOAD | 100P |
| RV | | REF | 12.00 |
| -V | | CLK | 1 μ SEC |
| | | INT CLK | +OSC |

| ROW ASSIGNMENT | |
|----------------|-----|
| 10 | +B4 |
| 1 | +B5 |
| 2 | +B6 |
| 3 | +B7 |
| 4 | |
| 5 | +C5 |
| 6 | +C6 |
| 7 | +C1 |
| 8 | +C2 |
| 9 | +C3 |

| OUTPUT PINS (TEST POINTS) | SWITCH SETTINGS | +CO REF |
|---------------------------|------------------------------|---------|
| 23 | A 1 2 3 4 5 6 7 8 9 10 11 12 | |
| 29 | A 1 2 3 4 5 6 7 8 9 10 11 12 | |
| 30 | A 1 2 3 4 5 6 7 8 9 10 11 12 | |
| 51 | A 1 2 3 4 5 6 7 8 9 10 11 12 | |
| 45 | A 1 2 3 4 5 6 7 8 9 10 11 12 | |
| 46 | A 1 2 3 4 5 6 7 8 9 10 11 12 | |
| 50 | A 1 2 3 4 5 6 7 8 9 10 11 12 | |
| 11, 27, 29 | A 1 2 3 4 5 6 7 8 9 10 11 12 | |
| 14, 17, 27 | A 1 2 3 4 5 6 7 8 9 10 11 12 | |


| FROM PATCH BOARD | TERMINAL | TO PATCH BOARD | TERMINAL |
|------------------|----------|----------------|------------|
| RCV. SEL. | A | TX. SEL. | A, B, D, P |
| RCV. SEL. | C | TX. SEL. | C |
| RCV. SEL. | F | TX. SEL. | E |
| RCV. SEL. | I | TX. SEL. | G |
| RCV. SEL. | M | TX. SEL. | M |
| RCV. SEL. | Y | RCV. DEV. | A(21%-3) |
| RCV. SEL. | Z | RCV. DEV. | B(21%-9) |
| RCV. SEL. | - | RCV. DEV. | A(21%-4) |
| RCV. SEL. | 1 | RCV. DEV. | B(21%-5) |
| RCV. SEL. | P | RCV. DEV. | A(21%-5) |
| RCV. SEL. | P | RCV. DEV. | E(21%-7) |
| INP. T. SEL. | A | INP. T. SEL. | A1, B1 |
| INP. T. SEL. | B | INP. T. SEL. | A2, B2 |


COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U.S.A. *B0: REF



NOTES:

- * DENOTES INVERTED SIGNAL.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST.
IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#": VALID TEST IS GO INDICATION.
- BEFORE PROCEEDING WITH TEST, INSTALL JUMPERS ON CARD IN ACCORDANCE WITH INSTRUCTIONS IN TABLE AT THE BOTTOM OF THE WAVEFORM CHART.
- NT INDICATES NO TEST.






SM-E-546590 DOC. NO. 23-2165-22

| | | | |
|-----|-------|-----|-------|
| VCC | +4.75 | SIG | LOGIC |
| SW | CLM | REP | 10 |
| SW | CLM | REP | 10 |
| SW | CLM | REP | 10 |

| | |
|----|-----|
| 10 | +B0 |
| 1 | -C1 |
| 2 | -C2 |
| 3 | -C3 |
| 4 | +B4 |
| 6 | +B6 |
| 7 | +B7 |
| 8 | - |
| 9 | +C9 |

| OUTPUT PMS (TEST POINTS) | SWITCH SETTING | CO REF |
|--------------------------|---|--------|
| 18, 51 | A 1 2 3 B 5 9 8 | *CO |
| 23 | A 1 2 B 2 5 | |
| 27, 29 | A 1 2 3 4 5 6 7 8 9 10 11 B 4 5 6 9 11 NT 5 NT 11 NT 4 | |
| 47 | A 1 2 3 4 5 6 7 8 B 0 7 5 6 5 7 8 NT 6 | |
| 39 | A 1 2 3 4 5 6 7 8 9 10 11 B 3 7 5 6 9 10 5 9 3 NT 8 | |
| 45 | A 1 2 3 4 5 B 5 6 9 10 0 | |
| 46 | A 1 2 3 4 5 6 7 B 3 7 5 9 8 1 # | |
| 50 | A 1 2 3 B 5 6 9 | |




COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U.S.A. *B0 REF


NOTES

- 1. * DENOTES INVERTED SIGNAL.
- 2. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO 4.75V.
- 3. IN ICT-102 "*" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST.
IN ICT-103 TESTER PRESS "B" SWITCH "*" WHERE INDICATED BY "*" : VALID TEST IS GO INDICATION.
- 4. BEFORE PRECEEDING WITH TEST PATCH ALL TRANSMIT SELECT PATCH BOARD TERMINALS TO GRD.
- 5. PATCH INPUT DEVICE A +B TERMINAL TO RECEIVE DEVICE A DEV AND B DEV TERMINALS PATCH REMAINING 4 TERMINALS OF RECEIVE DEVICE PATCH BOARD TO GRD.
- 6. NT INDICATES NO TEST.

GOVT APPD. JN DATE 7-7-71


P.C. Assembly SM-E-546590
P.C. Logic SM-E-546589





| TEST PARAMETERS | | | |
|-----------------|--------|--------|----------|
| μSec | +4.75V | SIG | 10V/μSec |
| 5V | — | LOAD | 10V/μSec |
| 5V | — | REF V | 10V/μSec |
| 5V | — | CLK | 1 μSEC |
| -V | — | BT CLK | +OSC |


| ROW ASSIGNMENT | |
|----------------|-----|
| 10 | +C2 |
| 1 | +C5 |
| 2 | +B2 |
| 3 | +B4 |
| 4 | +B5 |
| 5 | +B7 |
| 6 | +C1 |
| 7 | +C2 |
| 8 | +C3 |
| 9 | +C4 |




NOTES:

- * DENOTES INVERTED SIGNAL.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- IN ICT-102 TESTER "*" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST.
IN ICT-103 TESTER PRESS "B" SWITCH "*" WHERE INDICATED BY "*" ; VALID TEST IS GO INDICATION.

GOVT APPD. *JN* DATE 7-7-71





SM-E-546593 DOC. NO. 23-2166-22

| TEST PARAMETERS | | | |
|------------------|--------|--------|----------|
| V _{CC} | +4.75V | SIG | ψVCC |
| V _{EXT} | --- | LOAD | ψVCC |
| V _{INT} | --- | REF V | ψVCC |
| V _{INT} | --- | CLK | 1 μsec |
| V _{INT} | --- | BT CLK | 0.5 μsec |


| ROW ASSIGNMENT | |
|----------------|-----|
| 10 | +C0 |
| 1 | +C4 |
| 2 | +B4 |
| 3 | +B6 |
| 4 | +B7 |
| 5 | GRD |
| 6 | +C1 |
| 7 | +C2 |
| 8 | +C3 |
| 9 | +B5 |

| OUTPUT PINS (TEST POINTS) | SWITCH SETTING | | | | | | | | | | | | +CO REF | |
|---------------------------|----------------|----|----|----|----|----|---|---|----|---|----|----|---------|----|
| | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | | 12 |
| 25 | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | |
| | B | 7 | 11 | 7 | 7 | 10 | 1 | 4 | | | | | | |
| 32 | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | |
| | B | 2 | 5 | 9 | 10 | 7 | 8 | | | | | | | |
| 44 | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | |
| | B | 10 | 7 | 10 | # | | | | | | | | | |
| 21 | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | |
| | B | 3 | 5 | 7 | 9 | 11 | 2 | 4 | 6 | 1 | 3 | 9 | 11 | |
| 39 | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | |
| | B | 2 | 1 | 9 | 8 | 5 | 4 | 7 | 11 | # | | | | |
| | A | | | | | | | | | | | | | |
| | B | | | | | | | | | | | | | |
| | A | | | | | | | | | | | | | |
| | B | | | | | | | | | | | | | |
| | A | | | | | | | | | | | | | |
| | B | | | | | | | | | | | | | |
| | A | | | | | | | | | | | | | |
| | B | | | | | | | | | | | | | |
| | A | | | | | | | | | | | | | |
| | B | | | | | | | | | | | | | |
| | A | | | | | | | | | | | | | |
| | B | | | | | | | | | | | | | |
| | A | | | | | | | | | | | | | |
| | B | | | | | | | | | | | | | |
| | A | | | | | | | | | | | | | |
| | B | | | | | | | | | | | | | |


COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U.S.A. +RO REF

NOTES:


- * DENOTES INVERTED SIGNAL.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST.
IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.



GOVT APPD. JN DATE 7-2-21



JW 7-7-71




NOTES:

1. * DENOTES INVERTED SIGNAL.
2. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
3. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.
4. OUTPUT SIGNALS ARE NOT SYNCHRONOUS WITH TEST SIGNALS BUT ARE SHOWN CORRECTLY WITH RESPECT TO ONE ANOTHER.


SM-E-546596 DOC. NO. 23-2167-11

GOVT APPD. JN DATE 7-7-71

P.C. Assembly SM-E-546596
P.C. Logic SM-E-546595




JUN 7-7-71



| TEST PARAMETERS | | | |
|-----------------|-------|------------------|----------|
| V _{CC} | +4.75 | V _{EXT} | - |
| V _{IN} | 0 | V _{OUT} | 11-VCC |
| W | 12 | CLK | 20 μ SEC |
| W | 12 | WCLK | +OSC |


| BOW ASSIGNMENT | |
|----------------|------|
| 1 | - |
| 2 | +12V |
| 3 | 0 |
| 4 | 12V |
| 5 | 0 |
| 6 | +83 |
| 7 | +83 |
| 8 | -84 |
| 9 | - |




- NOTES:
- * DENOTES INVERTED INPUT.
 - VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.

SM-E-546599 DOC. NO. 23-2168-11

GOVT APPD. JN DATE 7-7-71






NOTES:


1. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
2. OUTPUT SIGNAL LEVELS ARE +6VDC TO -6VDC.

SM-E-546602 DOC. NO. 23-2169-11

GOVT APPD. JW DATE 7-9-71




JN 7-7-71



| TEST PARAMETERS | | | |
|-----------------|-------|---------|--------|
| Vcc | +4.75 | SIG | +VCC |
| ±V | — | LOAD | 10 Ω |
| ±V | — | RESV | 10 Ω |
| ±V | — | CLK | 1 μsec |
| -V | — | INT CLK | +OSC |

| ROW ASSIGNMENT | |
|----------------|-----|
| 10 | +B0 |
| 1 | +B4 |
| 2 | +B5 |
| 3 | +B6 |
| 4 | +B7 |
| 5 | — |
| 6 | +C1 |
| 7 | +C2 |
| 8 | +C3 |
| 9 | +C4 |

| OUTPUT PINS (TEST POINTS) | SWITCH SETTING | | | | | | | | | | | +CO REF |
|---------------------------|----------------|---|---|---|-----|----|---|---|----|---|----|---------|
| | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | |
| ⑪ | A | 1 | 2 | 3 | 4 | | | | | | | |
| | B | 5 | 3 | 3 | 10 | | | | | | | |
| ⑫ | A | 1 | 2 | 3 | 4 | 5 | 6 | | | | | |
| | B | 2 | 2 | 6 | INT | NT | 5 | | | | | |
| ⑬ | A | 1 | 2 | | | | | | | | | |
| | B | 2 | 9 | | | | | | | | | |
| ⑭ | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| | B | 2 | 4 | 8 | 5 | 4 | 5 | 7 | 11 | 4 | 5 | 8 |
| ⑮ | A | 1 | 2 | 3 | 4 | 5 | 6 | | | | | |
| | B | 2 | 2 | 6 | 11 | 9 | 7 | | | | | |
| | A | | | | | | | | | | | |
| | B | | | | | | | | | | | |
| | A | | | | | | | | | | | |
| | B | | | | | | | | | | | |
| | A | | | | | | | | | | | |
| | B | | | | | | | | | | | |
| | A | | | | | | | | | | | |
| | B | | | | | | | | | | | |
| | A | | | | | | | | | | | |
| | B | | | | | | | | | | | |
| | A | | | | | | | | | | | |
| | B | | | | | | | | | | | |
| | A | | | | | | | | | | | |
| | B | | | | | | | | | | | |
| | A | | | | | | | | | | | |
| | B | | | | | | | | | | | |
| | A | | | | | | | | | | | |
| | B | | | | | | | | | | | |
| | A | | | | | | | | | | | |
| | B | | | | | | | | | | | |
| | A | | | | | | | | | | | |
| | B | | | | | | | | | | | |
| | A | | | | | | | | | | | |
| | B | | | | | | | | | | | |
| | A | | | | | | | | | | | |
| | B | | | | | | | | | | | |





COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U.S.A. +B0 REF

- NOTES:
- * DENOTES INVERTED SIGNAL.
 - VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
 - IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST.
IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.
 - ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.
 - BEFORE PROCEEDING WITH TEST PLACE A JUMPER FROM CS MODE TERMINAL TO MODE III TERMINAL.
 - NT INDICATES NO TEST.

SM-E-546605 DOC. NO. 23-2193-12

GOVT APPD. JN DATE 7-7-71





LOTT APPD. JN DATE 7-7-71

| TEST PARAMETERS | | | |
|-----------------|-------|---------|------|
| Vcc | +4.75 | SIG | +VCC |
| ±V | — | LOAD | +VCC |
| +V | — | REF. V | +VCC |
| -V | — | CLK | +OSC |
| | | BIT CLK | +OSC |


| ROW ASSIGNMENT | |
|----------------|-----|
| 1 | +B0 |
| 2 | +B1 |
| 3 | +B2 |
| 4 | +B3 |
| 5 | +B4 |
| 6 | +B5 |
| 7 | +B6 |
| 8 | +B7 |
| 9 | +B8 |


| OUTPUT PINS (TEST POINTS) | SWITCH SETTING | +GO REF |
|---------------------------|---|---------|
| 29 | A 1 2 B 3 7 | |
| 36 | A 1 2 3 4 B 5 6 7 | |
| 44 | A 1 2 3 B 5 6 7 | |
| 45 | A 1 2 3 B 5 6 7 | |
| (31) 34 | A 1 2 3 4 5 6 7 8 9 10 11 12 B 2 8 10 11 3 3 7 9 5 NT NT 1 | |
| | A | |
| | B | |
| | A | |
| | B | |
| | A | |
| | B | |
| | A | |
| | B | |
| | A | |
| | B | |
| | A | |
| | B | |
| | A | |
| | B | |
| | A | |
| | B | |
| | A | |
| | B | |

COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U.S.A. *95 SEC

NOTES:

- * DENOTES INVERTED SIGNAL.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST. IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#" ; VALID TEST IS GO INDICATION.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.
- ▶ BEFORE PROCEEDING WITH TEST PLACE A JUMPER FROM CS MODE TERMINAL TO MODE I TERMINAL.
- NT INDICATES NO TEST.







SM-E-546614 DOC. NO. 23-2170-12

TEST PARAMETERS

| | | | |
|-----------------|--------|------------------|-----------------|
| V _{cc} | +4.75V | V _{EXT} | V _{CC} |
| V _E | — | REF | V |
| V _F | — | CLK | 1 μ SEC |
| V _F | — | REF CLK | +OSC |

ROW ASSIGNMENT

| | |
|----|-----|
| 10 | +C0 |
| 1 | +B1 |
| 2 | +B2 |
| 3 | +B3 |
| 4 | +B4 |
| 5 | +B5 |
| 6 | +B6 |
| 7 | +B7 |
| 8 | +B8 |
| 9 | +B9 |


OUTPUT PINS (TEST POINTS)


| | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | |
|--------|---|---|---|---|---|---|---|---|---|---|--|
| 14 | | | | | | | | | | | |
| 17 | | | | | | | | | | | |
| 24 | | | | | | | | | | | |
| 30 41* | | | | | | | | | | | |
| 40 | | | | | | | | | | | |
| 34 | | | | | | | | | | | |
| | A | | | | | | | | | | |
| | B | | | | | | | | | | |
| | A | | | | | | | | | | |
| | B | | | | | | | | | | |
| | A | | | | | | | | | | |
| | B | | | | | | | | | | |
| | A | | | | | | | | | | |
| | B | | | | | | | | | | |
| | A | | | | | | | | | | |
| | B | | | | | | | | | | |
| | A | | | | | | | | | | |
| | B | | | | | | | | | | |
| | A | | | | | | | | | | |
| | B | | | | | | | | | | |
| | A | | | | | | | | | | |
| | B | | | | | | | | | | |
| | A | | | | | | | | | | |
| | B | | | | | | | | | | |
| | A | | | | | | | | | | |
| | B | | | | | | | | | | |
| | A | | | | | | | | | | |
| | B | | | | | | | | | | |
| | A | | | | | | | | | | |
| | B | | | | | | | | | | |
| | A | | | | | | | | | | |
| | B | | | | | | | | | | |
| | A | | | | | | | | | | |
| | B | | | | | | | | | | |
| | A | | | | | | | | | | |
| | B | | | | | | | | | | |
| | A | | | | | | | | | | |
| | B | | | | | | | | | | |

NOTES:

- 1. * DENOTES INVERTED SIGNAL.
- 2. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.

- 3. IN ICT-102 TESTER "*" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST. IN ICT-103 TESTER PRESS "B" SWITCH "*" WHERE INDICATED BY "*" : VALID TEST IS GO INDICATION.
- 4. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.






GOVT APPD. 5A DATE 7-2-21

P.C. Assembly SM-E-546614

P.C. Logic SM-E-546613

Doc. No. 23-2170-22



NOTES:
 1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN FOR COMPLETE DESIGNATIONS PREFIX WITH UNIT NUMBER OR SUBASSEMBLY DESIGNATIONS.
 2. UNLESS OTHERWISE SPECIFIED:
 ALL RESISTOR VALUES ARE 470 OHMS.
 ALL RESISTOR RATINGS ARE 1/4 W.
 ALL RESISTOR TOLERANCES ARE 5%.


REF DWG:
 MECHANICAL ASSEMBLY SM-E-546620

TEST LEGEND AS APPLICABLE
 1. ICT - PIN NOS AND TEST SIGNALS ARE SHOWN IN PARENTHESIS
 2. (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST
 3. (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST
 4. ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC I.E. ARE SWITCHING DURING TEST
 5. - - - - - INDICATES UNTESTED INPUT/OUTPUT LINES

DATE 7-7-71
 JW
 ASSEMBLY

P.C. Assembly SM-E-546620

P.C. Logic SM-E-546619




NOTES:


- * DENOTES INVERTED SIGNAL.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST. IN ICT-103 TESTER PRESS "B" SWITCH WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.

SM-E-546620 DOC. NO. 23-2171-11

GOVT APPD. JN DATE 2-7-71




JW 7-7-71



SM-E-546623 DOC. NO. 22-2172-11

| TEST PARAMETERS | | | |
|------------------|--------|------------------|------|
| V _{ext} | +4.75V | V _{DD} | 10V |
| V _{CC} | --- | V _{REF} | 1.0V |
| V ₊ | --- | V _{OSC} | 1.0V |
| V ₋ | --- | V _{OSC} | 1.0V |


| ROW ASSIGNMENT | |
|----------------|-----|
| 10 | +B0 |
| 11 | -C1 |
| 2 | -C2 |
| 3 | +B6 |
| 4 | --- |
| 5 | +C5 |
| 6 | +C0 |
| 7 | -B6 |
| 8 | -B5 |
| 9 | +C2 |



NOTES:

- * DENOTES INVERTED SIGNAL.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.


GOVT APPD. JW DATE 7-7-71





SM-E-546626 DOC. NO. 23-2173-11


GOVT APPD. JW DATE 2-7-71



NOTES:

1. * DENOTES INVERTED SIGNAL.
2. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
3. IN ICT-102 TESTER "*" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST.
IN ICT-103 TESTER PRESS "B" SWITCH "*" WHERE INDICATED BY "*": VALID TEST IS GO INDICATION.
4. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.

5 INSTALL JUMPER ACROSS CR1 BEFORE TESTING.



NOTES:
 1. PORTAL REFERENCE DESIGNATIONS ARE SHOWN FOR COMPLETE DESIGNATION PREFIX WITH UNIT NUMBER OR SUBASSEMBLY DESIGNATION(S).
 2. UNLESS OTHERWISE SPECIFIED ALL RESISTANCE VALUES ARE IN OHMS ALL RESISTOR RATINGS ARE 1/4 W ALL RESISTOR TOLERANCES ARE 20%.


| POWER INPUT Pins | |
|------------------|----|
| +4.5 VDC | 45 |
| GRD | 45 |

- TEST LEGEND AS APPLICABLE:
 1 ICT — PIN NOS AND TEST SIGNALS ARE SHOWN IN PARENTHESIS
 2 (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST.
 3 (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST
 4 ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC I.E. ARE SWITCHING DURING TEST
 5 --- INDICATES UNTESTED INPUT/OUTPUT LINES

REF DWG:
 ORIGINAL REV — 00-E-040000

LOGIC DIAGRAM ASSEMBLY
 SM-E-546629

JN 7-7-71




NOTES:

- * DENOTES INVERTED SIGNAL.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.

- IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST. IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.

SM-E-546629 DOC. NO. 23-2174-11

GOVT APPD. JN DATE 7-7-71




JN 7-7-71

P.C. Assembly SM-E-546632

P.C. Logic SM-E-546631

Doc. No. 23-2175-11



SM-E-546632 DOC. NO. 23-2175-11


JN 7-7-71

| | | | |
|-----------------|-------|-----------------|------|
| VCC | +4.75 | V _{IC} | TRIG |
| V _{IC} | | LOAD | TRIG |
| V _{IC} | | TRIG | TRIG |
| V _{IC} | | TRIG | TRIG |

| | |
|----|-----|
| 1 | VCC |
| 2 | VCC |
| 3 | VCC |
| 4 | VCC |
| 5 | VCC |
| 6 | VCC |
| 7 | VCC |
| 8 | VCC |
| 9 | VCC |
| 10 | VCC |
| 11 | VCC |
| 12 | VCC |
| 13 | VCC |
| 14 | VCC |
| 15 | VCC |
| 16 | VCC |


| INPUT PINS | TEST POINT | SETUP | REMARKS |
|------------|------------|-------|---------|
| 1 | | | |
| 2 | | | |
| 3 | | | |
| 4 | | | |
| 5 | | | |
| 6 | | | |
| 7 | | | |
| 8 | | | |
| 9 | | | |
| 10 | | | |
| 11 | | | |
| 12 | | | |
| 13 | | | |
| 14 | | | |
| 15 | | | |
| 16 | | | |

| OUTPUT PINS | TEST POINT | SETUP | REMARKS |
|-------------|------------|-------|---------|
| 1 | | | |
| 2 | | | |
| 3 | | | |
| 4 | | | |
| 5 | | | |
| 6 | | | |
| 7 | | | |
| 8 | | | |
| 9 | | | |
| 10 | | | |
| 11 | | | |
| 12 | | | |
| 13 | | | |
| 14 | | | |
| 15 | | | |
| 16 | | | |




NOTES:

- *DENOTES INVERTED SIGNAL.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.
- NT INDICATES NO TEST.



P.C. Assembly SM-E-546635

P.C. Logic SM-E-546634



SM-E-546635 DOC. NO. 23-2176-12

GOVT APPJ. JN DATE 7-7-71

| TEST PARAMETERS | | | |
|-----------------|--------|---------|--------|
| Vcc | +4.75V | SIG | 0-5V |
| +V | --- | LONG | 100 nS |
| +V | --- | REP V | 10 nS |
| -V | --- | CLR | 1 μS |
| -V | --- | REF CLK | 105C |


| ROW ASSIGNMENT | |
|----------------|-----|
| 1 | +S0 |
| 2 | +C5 |
| 3 | +B7 |
| 4 | +B4 |
| 5 | +B6 |
| 6 | +C1 |
| 7 | +C2 |
| 8 | +C3 |
| 9 | +B7 |


| OUTPUT PINS (TEST POINTS) | SWITCH SETTING | +CO REF |
|---------------------------|--|---------|
| 18, 31, 47, 52* | A 1 2 3 4 B 3 7 5 9 | |
| 72, 25 | A 1 2 3 4 B 3 7 5 9 | |
| 42 | A 1 2 3 4 B 2 5 8 6 | |
| 15 | A 1 2 3 4 B 4 5 3 8 | |
| 14 | A 1 2 3 4 5 6 7 8 9 B 4 5 3 8 11 5 10 4 9 | |
| 13 | A 1 2 3 4 5 6 7 8 9 B 2 3 7 5 9 3 7 5 8 | |
| 28 | A 1 2 3 4 5 6 7 8 9 10 11 B 7 4 6 5 5 8 9 11 8 11 # | |
| 48 | A 1 2 3 4 5 6 7 8 9 B 2 3 9 11 5 10 4 5 # | |
| 45 | A 1 2 3 4 5 6 7 8 9 B 3 0 11 5 10 # 8 1 5 | |
| 25 | A 1 2 3 4 5 B 7 10 7 6 # | |
| 29 | A 1 2 3 4 5 B 11 10 3 5 # | |
| 39 | A 1 2 3 4 5 B 4 9 8 10 # | |
| 41 | A 1 2 3 4 5 B 11 4 6 8 # | |
| 37 | A 1 2 3 4 5 6 7 B 2 9 5 11 4 1 # | |
| | A | |
| | B | |
| | A | |
| | B | |
| | A | |
| | B | |
| | A | |
| | B | |

NOTES:


- * DENOTES INVERTED SIGNAL.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.

- IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST. IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.






JN 79-71



| TEST PARAMETERS | | | |
|-----------------|--------|------|-------|
| Vec | +4.75V | SIG | 50% |
| CLW | 100ns | LOAD | 100pF |
| REP | 10 | REP | 10 |
| REP | 10 | REP | 10 |
| REP | 10 | REP | 10 |
| REP | 10 | REP | 10 |
| REP | 10 | REP | 10 |
| REP | 10 | REP | 10 |


| PIN ASSIGNMENT | |
|----------------|-----|
| 1 | VCC |
| 2 | NC |
| 3 | NC |
| 4 | NC |
| 5 | NC |
| 6 | NC |
| 7 | NC |
| 8 | NC |
| 9 | NC |




- NOTES:
- 1. * DENOTES INVERTED SIGNAL.
 - 2. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.

- 3. IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST. IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.
- 4. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO, NO-GO TESTED FIRST.

GOVT APPD. JM DATE 7-7-71





SM-E-546638 DOC. NO. 23-2177-12

ECVT APPD. JN DATE 7-2-71

| TEST PARAMETERS | | |
|-----------------|-------|--------|
| Vcc | +4.75 | WV |
| Vv | | LOAD |
| Vv | | REP. V |
| Vv | | CLR |
| Vv | | OSC |


| ROW ASSIGNMENT | |
|----------------|-----|
| IC | +C5 |
| 1 | +B0 |
| 2 | +B4 |
| 3 | +B5 |
| 4 | +B2 |
| 5 | +C2 |
| 6 | +C1 |
| 7 | +C6 |
| 8 | +C4 |
| 9 | +C2 |


| OUTPUT PINS (TEST POINTS) | SWITCH SETTING | +20 REF |
|---------------------------|--|---------|
| (42) | A 1 2 3 4 B 2 10 9 5 | |
| 37 | A 1 2 3 4 B 8 3 4 5 | |
| 18 | A 1 2 3 4 5 6 7 8 9 10 11 B 3 NT 10 NT 11 NT NT 7 6 # | |
| 20 | A 1 2 3 4 5 6 B 3 7 10 11 9 7 | |
| 36 | A 1 2 3 4 5 6 B 4 3 11 10 9 5 * | |
| 27, 38 | A 1 2 3 B 10 5 # | |
| 25 | A 1 2 B 7 9 | |
| 28 | A 1 2 3 B 8 10 11 | |
| 26 | A 1 2 B 1 6 | |
| 29, 45 | A 1 2 3 B 8 NT 4 | |
| 33 | A 1 2 B 4 7 | |
| 31 | A 1 2 3 B 10 1 6 | |
| 23 | A 1 2 3 4 5 6 B 10 NT NT 4 5 | |
| | A B | |
| | A B | |
| | A B | |
| | A B | |
| | A B | |
| | A B | |
| | A B | |
| | A B | |

NOTES:


- * DENOTES INVERTED SIGNAL.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST.
IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.

- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.
- JUMPER ACROSS PINS 2 AND GRD ON FLASH ASSIGNMENT PATCH BOARD PRIOR TO TEST.
- NT INDICATES NO TEST.






JW 7-7-71



| TEST PARAMETERS | | |
|-----------------|-------|--------|
| Vcc | +4.75 | SIG |
| Vv | | LOAD |
| Vv | | REF |
| Vv | | CLR |
| Vv | | BITCLR |
| | | OSC |

| ROW ASSIGNMENT | |
|----------------|-----|
| 10 | +B7 |
| 11 | +C5 |
| 2 | |
| 3 | +B1 |
| 4 | +C2 |
| 5 | +B0 |
| 6 | +C4 |
| 7 | +C1 |
| 8 | +C3 |
| 9 | +C3 |

| OUTPUT PINS (TEST POINTS) | SWITCH SETTING | | | | +D0 REF |
|---------------------------|----------------|---|---|---|---------|
| | A | B | 7 | 4 | |
| (1) | | | | | |
| 36 | | | | | |
| 50 | | | | | |
| 37 | | | | | |
| 74 | | | | | |
| | A | | | | |
| | B | | | | |
| | A | | | | |
| | B | | | | |
| | A | | | | |
| | B | | | | |
| | A | | | | |
| | B | | | | |
| | A | | | | |
| | B | | | | |
| | A | | | | |
| | B | | | | |
| | A | | | | |
| | B | | | | |
| | A | | | | |
| | B | | | | |
| | A | | | | |
| | B | | | | |
| | A | | | | |
| | B | | | | |
| | A | | | | |
| | B | | | | |
| | A | | | | |
| | B | | | | |
| | A | | | | |
| | B | | | | |





NOTES:

- 1. * DENOTES INVERTED SIGNAL.
- 2. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- 3. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.

4 JUMPER ACROSS PINS 1 AND GRD ON FLASH ASSIGNMENT PATCH BOARD PRIOR TO TEST.

APPRO. JW DATE 7-7-71






| TEST PARAMETERS | | | |
|-----------------|-------|--------|------|
| +Vcc | +4.75 | BIB | 100 |
| +V | | LOAD | 100 |
| +V | | REF V | |
| +V | | CLK | 100 |
| +V | | BT CLK | +OSC |

| ROW ASSIGNMENT | |
|----------------|-----|
| 10 | +B0 |
| 11 | +C0 |
| 2 | +B4 |
| 3 | +B5 |
| 4 | +B6 |
| 5 | +B5 |
| 6 | +C1 |
| 7 | +C2 |
| 8 | +C3 |
| 9 | +C6 |

| OUTPUT PINS (TEST POINTS) | SWITCH SETTING | | | | | | | | | | | | | +CO REF | | |
|---------------------------|----------------|---|---|---|---|---|---|---|---|---|----|----|----|---------|----|--|
| 21, 19 | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | |
| | B | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | |
| 27 | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | |
| | B | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | |
| 32 | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | |
| | B | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | |
| 47 | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | |
| | B | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | |
| (48) | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | |
| | B | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | |
| (50) | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | |
| | B | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | |
| (38) | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | |
| | B | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | |
| (52) (8) | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | |
| | B | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | |
| 34 | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | |
| | B | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | |
| | A | | | | | | | | | | | | | | | |
| | B | | | | | | | | | | | | | | | |
| | A | | | | | | | | | | | | | | | |
| | B | | | | | | | | | | | | | | | |
| | A | | | | | | | | | | | | | | | |
| | B | | | | | | | | | | | | | | | |
| | A | | | | | | | | | | | | | | | |
| | B | | | | | | | | | | | | | | | |
| | A | | | | | | | | | | | | | | | |
| | B | | | | | | | | | | | | | | | |
| | A | | | | | | | | | | | | | | | |
| | B | | | | | | | | | | | | | | | |
| | A | | | | | | | | | | | | | | | |
| | B | | | | | | | | | | | | | | | |

COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U.S.A. • BO REF




NOTES:

- * DENOTES INVERTED SIGNAL.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST. IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.

SM-E-546641 DOC. NO. 23-2178-11


TEST APPD. JW DATE 7-7-71



P.C. Assembly SM-E-54664

P.C. Logic SM-E-54664-3

Doc. No. 23-2179-12



SM-E-546644 DOC. NO. 23-2179-12


| TEST PARAMETERS | | | |
|-----------------|--------|--------|-------|
| V _{CC} | +4.75V | SW | 1 |
| V _E | - | LOAD | 10.0K |
| V _E | - | REF V | 10.0K |
| V _E | - | CLR | 1μSEC |
| V _E | - | SW CLR | +OSC |

| ROW ASSIGNMENT | |
|----------------|-----|
| 10 | - |
| 1 | +B4 |
| 2 | +B7 |
| 3 | +B5 |
| 4 | +B0 |
| 5 | +S1 |
| 6 | +C4 |
| 7 | +C1 |
| 8 | +C2 |
| 9 | -B1 |


| OUTPUT PINS (TEST POINTS) | SWITCH SETTING | +LOG REF |
|---------------------------|--|----------|
| Ⓢ | A 1 2 3 4 5 6 7 8 9 10 11 12 B 2 3 4 5 6 7 8 9 10 11 12 # | |
| 47, 49* | A 1 2 3 4 5 6 7 8 9 10 11 12 B 2 11 # | |
| 17, 25, 24* | A 1 2 3 4 5 6 7 8 9 10 11 12 B 3 3 | |
| Ⓢ | A 1 2 3 4 5 6 7 8 9 10 11 12 B 4 6 10 1 3 3 11 8 # | |
| 19, 30, 28* | A 1 2 3 4 5 6 7 8 9 10 11 12 B 6 10 NT 8 10 # | |
| 46, 44* | A 1 2 3 4 5 6 7 8 9 10 11 12 B 4 3 11 | |
| 38 | A 1 2 3 4 5 6 7 8 9 10 11 12 B 7 1 3 | |
| 13 | A 1 2 3 4 5 6 7 8 9 10 11 12 B 7 7 9 11 # | |
| 11 | A 1 2 3 4 5 6 7 8 9 10 11 12 B 6 2 10 5 | |
| 20 | A 1 2 3 4 5 6 7 8 9 10 11 12 B 5 7 9 NT NT 3 | |
| 27 | A 1 2 3 4 5 6 7 8 9 10 11 12 B 7 9 NT NT NT NT NT NT 3 8 | |
| 40 | A 1 2 3 4 5 6 7 8 9 10 11 12 B 6 8 10 2 5 NT NT 11 2 | |
| 48 | A 1 2 3 4 5 6 7 8 9 10 11 12 B 1 3 11 5 10 11 8 10 # | |
| 33 | A 1 2 3 4 5 6 7 8 9 10 11 12 B 11 10 # | |
| | A | |
| | B | |
| | A | |
| | B | |
| | A | |
| | B | |
| | A | |
| | B | |
| | A | |
| | B | |
| | A | |
| | B | |

NOTES:

- * DENOTES INVERTED SIGNAL.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST.
IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.
- NT INDICATES NO TEST.




P.C. Assembly SM-E-546644




P.C. Assembly SM-E-546644

P.C. Logic SM-E-546643




| TEST PARAMETERS | | | |
|-----------------|--------|---------|--------|
| Vcc | +4.75V | SUB | +VCC |
| SV | | LOW | REF |
| W | | CLK | 100MHz |
| -V | | INT CLK | +OSC |

| ROW ASSIGNMENT | |
|----------------|-----|
| 0 | +B5 |
| 1 | +C5 |
| 2 | +B7 |
| 3 | +B0 |
| 4 | |
| 5 | |
| 6 | +C4 |
| 7 | -B6 |
| 8 | +C1 |
| 9 | +C2 |




- NOTES:
- * DENOTES INVERTED SIGNAL.
 - VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
 - ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.
 - NT INDICATES NO TEST.



P.C. Assembly SM-E-546647
 P.C. Logic SM-E-546646

Doc. No. 25-1180-11

7-2-71
 JW




NOTES:

- 1. PIN 18 OUTPUT CAN BE NORMAL OR INVERTED.
- 2. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- 3. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.
- 4. SIGNAL LEVELS ON PINS 34 AND 36 ARE -6V TO +6V.
- 5. SIGNAL LEVELS ON PIN 35 ARE 0V AND +6V.
- 6. ALL OTHER SIGNALS ARE 0V TO +4.5V.


SM-E-546647 DOC. NO. 23-2180-11


GOVT APPD. JN DATE 7-7-71



JN 7-7-71

| | | | | |
|------------------------|------|----|------|-------|
| REV | DATE | BY | CHKD | APP'D |
| 1 | | | | |
| LOGIC DIAGRAM ASSEMBLY | | | | |
| SM-E-516646 | | | | |







NOTES:

- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.
- REDUCED SIGNAL SWINGS AT THESE POINTS ARE CAUSED BY THE FORWARD VOLTAGE DROP ACROSS THE DIODE IN THE INHIBIT INPUT.

SM-E-546653 DOC. NO. 23-2181-11

GOVT APPD. JW DATE 7-2-71






| TEST PARAMETERS | | | |
|-----------------|-------|-------|-------|
| Vcc | +4.75 | SIG | CPD |
| CP | | LOGIC | REF V |
| CP | 12 | CLK | |
| -V | 12 | BTCLK | |

| ROW ASSIGNMENT | |
|----------------|--|
| 10 | |
| 11 | |
| 12 | |
| 13 | |
| 14 | |
| 15 | |
| 16 | |
| 17 | |
| 18 | |
| 19 | |


| OUTPUT PINS | TEST POINTS | SWITCH SETTING | +CO REF |
|-------------|-------------|----------------|---------|
| 1 | A | | |
| 2 | B | | |
| 3 | A | | |
| 4 | B | | |
| 5 | A | | |
| 6 | B | | |
| 7 | A | | |
| 8 | B | | |
| 9 | A | | |
| 10 | B | | |
| 11 | A | | |
| 12 | B | | |
| 13 | A | | |
| 14 | B | | |
| 15 | A | | |
| 16 | B | | |
| 17 | A | | |
| 18 | B | | |
| 19 | A | | |
| 20 | B | | |
| 21 | A | | |
| 22 | B | | |
| 23 | A | | |
| 24 | B | | |
| 25 | A | | |
| 26 | B | | |
| 27 | A | | |
| 28 | B | | |
| 29 | A | | |
| 30 | B | | |




NOTE:
 [Triangle Symbol] THIS TEST APPLIES POWER ONLY.

SM-E-546659 DOC. NO. 23-2183-11


GOVT APPD. JW DATE 7-8-71





NOTES:

- 1. * DENOTES INVERTED INPUT.
- 2. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.



P.C. Assembly SM-E-546807

P.C. Logic SM-E-546806


Doc. No. 23-2185-11

7-7-71

| | | | |
|-----------------|--------|---------|---------|
| V _{cc} | +4.75V | 9M | WCC3 |
| V _v | | 1.0M | 12V GND |
| V _v | | 1M | 11A/WCC |
| V _v | | C.L. | 1μS |
| V _v | | WCC CLK | +05C |

| | |
|----|-----|
| 10 | -C1 |
| 1 | +B4 |
| 2 | +B5 |
| 3 | +B6 |
| 4 | +C5 |
| 5 | - |
| 6 | *C1 |
| 7 | +C4 |
| 8 | +C6 |
| 9 | - |

| OUTPUT PINS (TEST POINTS) | SWITCH SETTING | | | | | | | | |
|---------------------------|----------------|---|---|----|---|----|---|----|---|
| 19 | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| | B | 3 | 9 | 11 | 6 | 11 | 5 | 10 | 4 |
| 23 | A | 1 | 2 | 3 | | | | | |
| | B | 3 | 2 | # | | | | | |
| 17, 28, 33 | A | 1 | 2 | 3 | | | | | |
| | B | 4 | 6 | 7 | | | | | |
| | A | | | | | | | | |
| | B | | | | | | | | |
| | A | | | | | | | | |
| | B | | | | | | | | |
| | A | | | | | | | | |
| | B | | | | | | | | |
| | A | | | | | | | | |
| | B | | | | | | | | |
| | A | | | | | | | | |
| | B | | | | | | | | |
| | A | | | | | | | | |
| | B | | | | | | | | |
| | A | | | | | | | | |
| | B | | | | | | | | |
| | A | | | | | | | | |
| | B | | | | | | | | |
| | A | | | | | | | | |
| | B | | | | | | | | |





COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U.S.A. * BO REF

- NOTES:
- * DENOTES INVERTED SIGNAL.
 - VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
 - IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST. IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.

SM-E-546807 DOC. NO. 23-2185-11

GOVT APPD. JN DATE 7-7-71






SM-E-546810 DOC. NO. 23-2186-12

GOVT APPD. JM DATE 7-7-71

| TEST PARAMETERS | | | | |
|-----------------|--------|---------|-------|--------|
| V _{cc} | +4.75V | 5V | REF V | 0V |
| SV | | LOAD | REF V | 0V |
| +V | | CLK | | 1 μsec |
| -V | | INT CLK | | +OSC |

| ROW ASSIGNMENT | |
|----------------|-----|
| 10 | +S0 |
| 1 | +S4 |
| 2 | +S5 |
| 3 | +S7 |
| 4 | +S5 |
| 5 | +S6 |
| 6 | +C1 |
| 8 | +C2 |
| 9 | +C4 |


| OUTPUT PINS (TEST POINTS) | SWITCH SETTING | | | | | | | | | | | | +CO REF | |
|---------------------------|----------------|---|---|---|---|---|---|---|---|---|----|----|---------|----|
| | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | | 12 |
| 29 | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | |
| 30 | A | 1 | 2 | 3 | | | | | | | | | | |
| 12 | A | 1 | 2 | 3 | | | | | | | | | | |
| 11 | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | | |
| 15 | A | 1 | 2 | 3 | | | | | | | | | | |



COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U.S.A. +BO REF

NOTES:

1. * DENOTES INVERTED SIGNAL.
2. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
3. IN ICT-102 TESTER "*" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST.
IN ICT-103 TESTER PRESS "B" SWITCH "*" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.
4. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.




NOTES:
 1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATION, PREFIX WITH UNIT NUMBER OR SUBASSEMBLY DESIGNATIONS.
 REF DWG:
 MECH ASSY — SM-E-54680

| POWER INPUT PINS | |
|------------------|---------------------------|
| +4.5VDC | 21 THRU 211, 213 THRU 228 |
| GRD | 0 |

- TEST LEGEND AS APPLICABLE
- 1 ICT — PIN NOS. AND TEST SIGNALS ARE SHOWN IN PARENTHESIS.
 - 2 (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST.
 - 3 (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST.
 - 4 ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC i.e., ARE SWITCHING DURING TEST
 - 5 --- INDICATES UNTESTED INPUT/OUTPUT LINES


LOGIC DIAGRAM, ASSY
 SM-E-546809

7-7-71
 JN





| TEST PARAMETERS | | | |
|-----------------|--------|---------|-------------|
| Vcc | +4.75V | SIG | REF V |
| LV | --- | LOAD | --- |
| Vv | --- | CLK | 1 μ SEC |
| -V | --- | INT CLK | +OSC |

| ROW ASSIGNMENT | |
|----------------|------|
| 10 | +S0 |
| 1 | +B-4 |
| 2 | +B5 |
| 4 | +B8 |
| 5 | +B7 |
| 6 | +C1 |
| 7 | +C2 |
| 8 | +C3 |
| 9 | +C4 |



- NOTES:
- * DENOTES INVERTED SIGNAL.
 - VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.





SM-E-546831 DOC. NO. 23-2187-12

| TEST PARAMETERS | | | |
|------------------|--------|-----------------|-------|
| V _{cc} | +4.75V | V _{EE} | 0V |
| V _{IN} | — | LOAD | 100Ω |
| V _{OUT} | — | REF. V. | 12.2V |
| + | — | CLK | 1:5 |
| - | — | REF. CLK | +OSC |


| I/O ASSIGNMENT | |
|----------------|-----|
| 10 | +B4 |
| 1 | +B5 |
| 2 | +B6 |
| 3 | +B7 |
| 4 | +B0 |
| 5 | — |
| 6 | +C1 |
| 7 | +C2 |
| 8 | -C2 |
| 9 | +C5 |

| OUTPUT PINS (TEST POINTS) | SWITCH SETTING | | | | | | | | | | | | +CO REF | | | | | | | | |
|---------------------------|----------------|---|---|---|---|---|---|---|---|---|----|----|---------|----|----|----|----|----|----|----|---|
| | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | | 12 | | | | | | | |
| 47 | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | B | 3 | 6 | 9 | 12 | 2 | 2 | 7 |
| (*) | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | B | 3 | 8 | 10 | 3 | 9 | 6 | |
| (*) | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | B | 6 | 2 | 5 | 11 | 4 | | |
| 29 | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | B | 6 | 9 | 5 | 1 | 10 | 4 | |
| 25 | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | B | 2 | 4 | 6 | 2 | 6 | 9 | 4 |
| (*) | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | B | 8 | 5 | 6 | 3 | 11 | 9 | 5 |
| 30 | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | B | 3 | 5 | 1 | 3 | 4 | | |
| 43 | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | B | 6 | 8 | 10 | 7 | 9 | 11 | |
| 36 | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | B | 4 | 10 | 4 | | | | |
| 37 | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | B | 4 | 7 | 3 | 6 | 4 | | |
| 38 | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | B | 4 | 4 | 4 | | | | |
| 12 | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | B | 6 | 7 | 5 | 4 | | | |
| 41 | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | B | 3 | 2 | 7 | 9 | 3 | 2 | 4 |
| 17, 19* | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | B | 2 | 6 | 7 | 10 | 4 | 3 | 8 |
| 20 | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | B | 2 | 2 | | | | | |
| 27 | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | B | 11 | 6 | 4 | 10 | 4 | | |
| 46 | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | B | 3 | 8 | 10 | 3 | 9 | 7 | 2 |
| 21 | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | B | 4 | 6 | 9 | 10 | 4 | | |
| | A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | B | 1 | 1 | 1 | 1 | 1 | 1 | 1 |


COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U.S.A. * BO REF

NOTES:

- * DENOTES INVERSED SIGNAL.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- IN ICT-102 TESTER "*" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST.
IN ICT-103 TESTER PRESS "B" SWITCH "*" WHERE INDICATED BY "*" ; VALID TEST IS GO INDICATION.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.




GOVT APPD. JW DATE 2-19-71




PC Assembly SM-E-546831

PC Logic SM-D-546830



PC Assembly SM-E-546831



DYNATRONICS DOC. NO. 23-2187-22

| INPUT PINS | VOL | SIC | H.L.S | WAVEFORMS |
|------------|-----|-----|-------|-----------|
| 62 | 4.0 | + | | |
| 63 | 4.0 | + | | |
| 64 | 4.0 | + | | |
| 65 | 4.0 | + | | |
| 66 | 4.0 | + | | |
| 67 | 4.0 | + | | |
| 68 | 4.0 | + | | |
| 69 | 4.0 | + | | |
| 70 | 4.0 | + | | |
| 71 | 4.0 | + | | |
| 72 | 4.0 | + | | |
| 73 | 4.0 | + | | |
| 74 | 4.0 | + | | |
| 75 | 4.0 | + | | |
| 76 | 4.0 | + | | |
| 77 | 4.0 | + | | |
| 78 | 4.0 | + | | |
| 79 | 4.0 | + | | |
| 80 | 4.0 | + | | |
| 81 | 4.0 | + | | |
| 82 | 4.0 | + | | |
| 83 | 4.0 | + | | |
| 84 | 4.0 | + | | |
| 85 | 4.0 | + | | |
| 86 | 4.0 | + | | |
| 87 | 4.0 | + | | |
| 88 | 4.0 | + | | |
| 89 | 4.0 | + | | |
| 90 | 4.0 | + | | |
| 91 | 4.0 | + | | |
| 92 | 4.0 | + | | |
| 93 | 4.0 | + | | |
| 94 | 4.0 | + | | |
| 95 | 4.0 | + | | |
| 96 | 4.0 | + | | |
| 97 | 4.0 | + | | |
| 98 | 4.0 | + | | |
| 99 | 4.0 | + | | |
| 100 | 4.0 | + | | |

| OUTPUT PINS (TEST POINTS) | VOL | SIC | H.L.S | WAVEFORMS |
|---------------------------|-----|-----|-------|-----------|
| 101 | 4.0 | + | | |
| 102 | 4.0 | + | | |
| 103 | 4.0 | + | | |
| 104 | 4.0 | + | | |
| 105 | 4.0 | + | | |
| 106 | 4.0 | + | | |
| 107 | 4.0 | + | | |
| 108 | 4.0 | + | | |
| 109 | 4.0 | + | | |
| 110 | 4.0 | + | | |
| 111 | 4.0 | + | | |
| 112 | 4.0 | + | | |
| 113 | 4.0 | + | | |
| 114 | 4.0 | + | | |
| 115 | 4.0 | + | | |
| 116 | 4.0 | + | | |
| 117 | 4.0 | + | | |
| 118 | 4.0 | + | | |
| 119 | 4.0 | + | | |
| 120 | 4.0 | + | | |
| 121 | 4.0 | + | | |
| 122 | 4.0 | + | | |
| 123 | 4.0 | + | | |
| 124 | 4.0 | + | | |
| 125 | 4.0 | + | | |
| 126 | 4.0 | + | | |
| 127 | 4.0 | + | | |
| 128 | 4.0 | + | | |
| 129 | 4.0 | + | | |
| 130 | 4.0 | + | | |
| 131 | 4.0 | + | | |
| 132 | 4.0 | + | | |
| 133 | 4.0 | + | | |
| 134 | 4.0 | + | | |
| 135 | 4.0 | + | | |
| 136 | 4.0 | + | | |
| 137 | 4.0 | + | | |
| 138 | 4.0 | + | | |
| 139 | 4.0 | + | | |
| 140 | 4.0 | + | | |
| 141 | 4.0 | + | | |
| 142 | 4.0 | + | | |
| 143 | 4.0 | + | | |
| 144 | 4.0 | + | | |
| 145 | 4.0 | + | | |
| 146 | 4.0 | + | | |
| 147 | 4.0 | + | | |
| 148 | 4.0 | + | | |
| 149 | 4.0 | + | | |
| 150 | 4.0 | + | | |


NOTES:


- * DENOTES INVERTED SIGNAL.
- VCC (-5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.

GOVT APPD. *JW*

DATE *1-19-74*

SM-E-546831






| | |
|------------------|-------|
| V _{DD} | +5.0V |
| V _{CC} | +5.0V |
| V _{EE} | 0V |
| V _{IN} | 0V |
| V _{OUT} | 0V |

| | |
|----|-----|
| 1 | 101 |
| 2 | 102 |
| 3 | 103 |
| 4 | 104 |
| 5 | 105 |
| 6 | 106 |
| 7 | 107 |
| 8 | 108 |
| 9 | 109 |
| 10 | 110 |

| TEST POINT | SWITCH | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
|------------|--------|---|---|---|---|---|---|---|---|---|----|
| 101 | 1 | | | | | | | | | | |
| 102 | 2 | | | | | | | | | | |
| 103 | 3 | | | | | | | | | | |
| 104 | 4 | | | | | | | | | | |
| 105 | 5 | | | | | | | | | | |
| 106 | 6 | | | | | | | | | | |
| 107 | 7 | | | | | | | | | | |
| 108 | 8 | | | | | | | | | | |
| 109 | 9 | | | | | | | | | | |
| 110 | 10 | | | | | | | | | | |



NOTES:

- * DENOTES INVERTED SIGNAL.
- VCC (+5EX1) LOGIC SUPPLY ADJUSTED TO +4.75V.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.


GOVT APPD. DATE 5-19-77

DUPLICATE WAVEFORM

Doc. No. 23-2187-22


PC Assembly SM-E-546831

PC Logic SM-D-546830



7-9-71

JW




SM-E-546837 DOC. NO. 23-2194-11

GOVT APPD. 3A DATE 2-7-71

NOTES:

1. * DENOTES INVERTED INPUT.
2. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
3. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.



P.C. Assembly SM-E-546840


P.C. Logic SM-E-546839

Doc. No. 23-2188-11

| TEST PARAMETERS | | | |
|------------------|-------|---------|---------|
| V _{cc} | +4.75 | SIG | 0V |
| V _{ext} | | REF | 1V, VCC |
| V _{ext} | | CLK | 1 μ sec |
| V _{ext} | | BIT CLK | 1 μ sec |

| ROW ASSIGNMENT | |
|----------------|-----|
| 101 | |
| 1 | |
| 2 | |
| 3 | |
| 4 | |
| 5 | |
| 6 | +B4 |
| 7 | |
| 8 | |
| 9 | |

| OUTPUT PINS (TEST POINTS) | SWITCH | SETTING | +CO REF |
|--|--------|---------|---------|
| 11, 13, 16, 71, 26, 27, 28, 31, 34, 46 | A | 1 | |
| | B | 2 | |
| | A | 1 | |
| | B | 1 | |
| | A | 1 | |
| | B | 1 | |
| | A | 1 | |
| | B | 1 | |
| | A | 1 | |
| | B | 1 | |
| | A | 1 | |
| | B | 1 | |
| | A | 1 | |
| | B | 1 | |
| | A | 1 | |
| | B | 1 | |
| | A | 1 | |
| | B | 1 | |
| | A | 1 | |
| | B | 1 | |
| | A | 1 | |
| | B | 1 | |
| | A | 1 | |
| | B | 1 | |




COPYRIGHT ©1971 GENERAL DYNAMICS CORP. PRINTED IN U.S.A. +HO REF

NOTES:

- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.

SM-E-546840 DOC. NO. 23-2188-11

GOV APPD. JV DATE 7-7-71



TEST PROGRAM TESTS

| | |
|------|---------|
| TEST | 4.75 |
| TIME | 1.15 |
| DATE | 8-19-74 |
| BY | |

INPUT ASSIGNMENT

| | |
|----|------|
| 1 | 4.75 |
| 2 | 4.75 |
| 3 | 4.75 |
| 4 | 4.75 |
| 5 | 4.75 |
| 6 | 4.75 |
| 7 | 4.75 |
| 8 | 4.75 |
| 9 | 4.75 |
| 10 | 4.75 |
| 11 | 4.75 |
| 12 | 4.75 |

OUTPUT PINS (TEST POINTS)

| TEST POINT | FUNCTION | TEST | TIME | DATE | BY |
|------------|----------|------|------|------|----|
| 1 | | | | | |
| 2 | | | | | |
| 3 | | | | | |
| 4 | | | | | |
| 5 | | | | | |
| 6 | | | | | |
| 7 | | | | | |
| 8 | | | | | |
| 9 | | | | | |
| 10 | | | | | |
| 11 | | | | | |
| 12 | | | | | |
| 13 | | | | | |
| 14 | | | | | |
| 15 | | | | | |
| 16 | | | | | |
| 17 | | | | | |
| 18 | | | | | |
| 19 | | | | | |
| 20 | | | | | |
| 21 | | | | | |
| 22 | | | | | |
| 23 | | | | | |
| 24 | | | | | |
| 25 | | | | | |
| 26 | | | | | |
| 27 | | | | | |
| 28 | | | | | |
| 29 | | | | | |
| 30 | | | | | |
| 31 | | | | | |
| 32 | | | | | |
| 33 | | | | | |
| 34 | | | | | |
| 35 | | | | | |
| 36 | | | | | |
| 37 | | | | | |
| 38 | | | | | |
| 39 | | | | | |
| 40 | | | | | |
| 41 | | | | | |
| 42 | | | | | |
| 43 | | | | | |
| 44 | | | | | |
| 45 | | | | | |
| 46 | | | | | |
| 47 | | | | | |
| 48 | | | | | |
| 49 | | | | | |
| 50 | | | | | |
| 51 | | | | | |
| 52 | | | | | |
| 53 | | | | | |
| 54 | | | | | |
| 55 | | | | | |
| 56 | | | | | |
| 57 | | | | | |
| 58 | | | | | |
| 59 | | | | | |
| 60 | | | | | |
| 61 | | | | | |
| 62 | | | | | |
| 63 | | | | | |
| 64 | | | | | |
| 65 | | | | | |
| 66 | | | | | |
| 67 | | | | | |
| 68 | | | | | |
| 69 | | | | | |
| 70 | | | | | |
| 71 | | | | | |
| 72 | | | | | |
| 73 | | | | | |
| 74 | | | | | |
| 75 | | | | | |
| 76 | | | | | |
| 77 | | | | | |
| 78 | | | | | |
| 79 | | | | | |
| 80 | | | | | |
| 81 | | | | | |
| 82 | | | | | |
| 83 | | | | | |
| 84 | | | | | |
| 85 | | | | | |
| 86 | | | | | |
| 87 | | | | | |
| 88 | | | | | |
| 89 | | | | | |
| 90 | | | | | |
| 91 | | | | | |
| 92 | | | | | |
| 93 | | | | | |
| 94 | | | | | |
| 95 | | | | | |
| 96 | | | | | |
| 97 | | | | | |
| 98 | | | | | |
| 99 | | | | | |
| 100 | | | | | |

NOTES:

- * DENOTES INVERTED SIGNAL.
- VCC (+5V) LOGIC SUPPLY ADJUSTED TO +4.75V.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.

CONT APPD. *[Signature]* DATE 8-19-74

PC Assembly SM-E-546831

Doc. No. 23-2187-22

PC Logic SM-D-646830


9 4

END


02-05-83

DATE





DEPARTMENT OF THE ARMY
MICROFORM
TEST TARGET



1.0 mm (e= 81 mm)

ABCDEFGHIJKLMNQRSTUUVWXYZ1234567890
abcdefghijklmnopqrstuvwxyz\$%&/'%#1/2 1/4 3/4 —=+ x&@*

1.5 mm (e= 1.09 mm)


ABCDEFGHIJKLMNQRSTUUVWXYZ1234567890
abcdefghijklmnopqrstuvwxyz\$%&/'%#1/2 1/4 3/4 —=+ x&@*

2.0 mm (e= 1.37 mm)


ABCDEFGHIJKLMNQRSTUUVWXYZ
abcdefghijklmnopqrstuvwxyz
1234567890\$%&/'%#1/2 1/4 3/4 —=+ x&@*

2.5 mm (e= 1.77 mm)

ABCDEFGHIJKLMNQRSTUUVWXYZ
abcdefghijklmnopqrstuvwxyz
1234567890\$%&/'%#1/2 1/4 3/4 —=+ x&@*



150 MM



1.0 mm (e= 81 mm)

ABCDEFGHIJKLMNQRSTUUVWXYZ1234567890
abcdefghijklmnopqrstuvwxyz\$%&/'%#1/2 1/4 3/4 —=+ x&@*

1.5 mm (e= 1.09 mm)



ABCDEFGHIJKLMNQRSTUUVWXYZ1234567890
abcdefghijklmnopqrstuvwxyz\$%&/'%#1/2 1/4 3/4 —=+ x&@*

2.0 mm (e= 1.37 mm)


ABCDEFGHIJKLMNQRSTUUVWXYZ
abcdefghijklmnopqrstuvwxyz
1234567890\$%&/'%#1/2 1/4 3/4 —=+ x&@*

2.5 mm (e= 1.77 mm)

ABCDEFGHIJKLMNQRSTUUVWXYZ
abcdefghijklmnopqrstuvwxyz
1234567890\$%&/'%#1/2 1/4 3/4 —=+ x&@*



200 MM



250 MM

