TECHNICAL BULLETIN

No. TB 11-6690-252-10-4

HEADQUARTERS
DEPARTMENT OF THE ARMY
Washington, DC, 15 January 1979

SUPPLEMENTARY OPERATION INSTRUCTIONS

TEST SET. INTEGRATED CIRCUIT CARD

TESTERS AN/USM-371 AND AN/USM-371A

(TEST PROGRAMS FOR AUTODIN

RRINTED CIRCUIT CARDS

NO. SM-E-546587 THROUGH SM-E-546840)

REPORTING OF ERRORS

You can improve this bulletin by recommending improvements using DA Form 2028-2, Fill out the form and forward it to the Commander, US Army Communications and Electronics Materiel Readiness Command, ATTN: DRSEL-ME-MQ, Fort Monmouth, NJ 07703.

A reply will be furnished directly to you.

1. Purpose This technical bulletin provides supplementary instructions in the test programs and associated data for troubleshooting AUTODIN printed circuit cards No. SM-E-546587 through SM-E-546840 using Test Set. Integrated Circuit Card Tester AN/USM-371 and AN/USM-371A.

NOTE:

In this bulletin, the following test sets are referenced by **the** indicated manufacturer's model number:

Nomenclature
AN/USM-371
AN/USM-371A

Model ICT-102
Model ICT-103

2. Test Procedures. Refer to the general instructions to become familiar with the basic data required for troubleshooting the family printed circuit card. Locate the schematic diagram and test data that pertain to the faulty card. Operate the test set to isolate the fault as described in the operating procedures.

VOL. 2 of 2

Dynatronics Products

PC CARD TEST PROGRAMS
for the
MODEL ICT- 102 and ICT- 103
PRINTED CIRCUIT CARD TESTER

PROGRAM MANUAL

INTEGRATED CIRCUIT CARD TEST SET

AN/USM-371 and AN/USM371A

used for

AUTODIN PC CARDS

SM-E-546 587 through SM-E-546 840

GENERAL DYNAMICS

Electro Dynamic Division

1	:CT	UE	EEEEC	TIVE	PAGES
ì	1.7	ш	TTTTL	HHE	LADES

Page No.

TOTAL	NUMBER	ΩF	PAGES	IS 99	Δς	FOLLOWS:

Page No.

Issue

Issue

Title Original
A Original
i- ii Original
1 through 95 ... Original

* The asterisk indicates pages revised, added or d loted by the current change.

Page No.

lssue

Page No.

Issue

TABLE OF CONTENTS (CONT'D)

	P a g e		Page
General Description	1	SM-E546599	32,33
Card Tester Schematic or Logic Diagram Markings	2	SM-E-546602	34,35
Card Tester Waveform Markings	3	SM-E-546605	36,37,38,39
Model ICT-102 Operating Procedures	3	SM-E-546614	40,41,42,43
Model ICT-103 Operating Procedures	6	SM-E-546620	44,45
Special Considerations		SM-E-546623	46,47
Jumpers	8	SM-E-546626	48,49
+5V EXT Power Supply Adjustment	8	SM-E-546629	50,51
Printed Circuit Card Adapters	10	SM-E-546632	52,53
Printed Circuit Card Adapter MX-9098/USM-371	11	SM-E-546635	54,55,56,57
Printed Circuit Card Adapter MX-9090/USM-371	12	SM-E-546638	58,59,60,61
Printed Circuit Card Adapter MX-9091/USM-371	13	SM-E-546641	62,63
Printed Circuit Card Adapter MX-9092/USM-371	14	SM-E-546644	64,65,66,67
Printed Circuit Card Adapter MX-9093/USM-371	15	SM-E-546647	68,69,70,71
Printed Circuit Card Adapter MX-9094/USM-371	16	SM-E-546653	72,73
Printed Circuit Card Adapter MX-9095/USM-371	17	SM-E-546656	74,75
Printed Circuit Card Adapter MX-9096/USM-371	18	SM-E-546659	74,75
Printed Circuit Card Adapter MX-9097/USM-371	19	SM-E-546662	76.77
Printed Circuit Card Assembly Numbers	20-95	SM-E-546807	78,79
SM-E-546587	20,21	SM-E-546810	80,81,82,83
SM-E-546590	22,23,24,25	SM-E-546831	84,85,86,87,88,89
SM-E-546593	26,27,28,29	SM-E-546837	92, 93
SM-E-546596	30,31	SM-E-546840	94-95

LIST OF ILLUSTRATIONS

Figure Page 2 3 Typical RC Network 9 (23 Pin Anelex) (44/48 Pin Anelex) (22 Pin SN-394 Red) 9 (26 Pin SN-394 Black) 10 (22 Pin MD-674) 11 Printed Circuit Card Adapter MX-9094/USM-371................. 16 (43/86 Pin FGC) 12 (60 Pin TCU) 13 (46 Pin GDE) 14 (25 Pin FGC)

LIST OF TABLES

Table			Page
1	Printed Circuit	Card Adapters	10
2		Card Adapter MX-9089/USM-371	11
3		Card Adapter MX-9090/USM-371	12
4		Card Adapter MX-9091/USM-371	13
5	Printed Circuit Pin Cross	Card Adapter MX-9092/USM-371	14
6	Printed Circuit Pin Cross	Card Adapter MX-9093/USM-371	15
7	Printed Circuit Pin Cross	Card Adapter MX-9094/USM-371 Reference	1 6
8	Printed Circuit Pin Cross	Card Adapter MX-9095/USM-371	17
9	Printed Circuit Pin Cross	Card Adapter MX-9096/USM-371 Reference	18
10	Printed Circuit Pin Cross	Card Adapter MX-9097/USM-371 Reference	19

06-000129


GENERAL DESCRIPTION

Dynatronics Printed Circuit Card tester models ICT-102 and ICT-103 provide the capability for dynamically testing virtually any logic family on a visual basis. Punched Hollerith cards contain individual programs which eliminate elaborate test hook-ups normally found during testing operations. No external test equipment is necessary because complete dynamic tests are performed by the Card Tester each time an individual program card is inserted into the card reader. All conditions (signal generation, power distribution, grounding, loading, test rates, etc.) are controlled by the program card and all circuits are fully tested by following a simple set of instructions and observing the GO/NO-GO and FAULT indicator lamps on the front panel. These instructions are provided in the following paragraphs.

Differences in the two models (ICT-102 and ICT-103) are illustrated in figure 1, Basically the card testers function alike with the main differences being in operator switch setting procedures. The model ICT-102 Card Tester uses rotary switches for selecting circuit under test output signal GO/NO-GO test parameters whereas the model ICT-103 Card Tester features pushbuttons in place of the rotary switches. Individual card test documentation provided in this manual can be used for either model Card Tester.



MODEL ICT-102 CARD TESTER



MODEL ICT-103 CARD TESTER

Figure 1. Printed Circuit Card Testers (100 Series)

CARD TESTER SCHEMATIC OR LOGIC DIAGRAM MARKINGS

Each schematic or logic diagram associated with inldividual programmed cards are marked such that pertinent information related to signal routing, power distribution, and other test requirements are readily available to the test technician. Markings and symbols normally found on schematic or logic diagrams are listed below:

- a. Parenthesis Used to enclose test information such as pin numbers and test signals generated by the card tester and routed to the card- under-test via the card reader, i.e., (4) indicates that this pin connects to the card tester CARD IN TEST connector, pin 4; (+CO) indicates that test signal +CO is Connected to the card-under-test via the card reader.
- b. Symbol (H) Placed adjacent to schematic wiring which remain at a high logic level throughout the test. A high logic level is defined as the upper level of the signal voltage levels.
- c. Symbol (L) Placed adjacent to schematic wiring which remain at a low logic level throughout the test. A low logic level is defined as the lower level of the signal voltage levels.

Nate

All points not labeled H or L are dynamic i.e., are switching during the test.

- d. -++++++++ This symbol indicates input or output lines which are not tested by the card tester test program. On cards which are tested by two programs, the symbol indicates that the input or output line is not tested by either program.
- e. (GRD) Symbol Indicates that DC power ground from the card tester is applied to the card-under-test at this point.
- f. (+VCC) Symbol Independent +5 ± 0.5 volt power supply internal to the card tester used for supplying +Vcc to the card-under-test via the card test program. This power supply, +5 EXT, is adjusted from the rear panel of the card tester.
- g. $\pm v$, +V -V Symbols These symbols indicate which of the three programmable power supplies are connected to the card-under-test. The output voltage values for the programmable power supplies are located on the waveform sheet in the TEST PARAMETERS table.
- h. (NC) Symbol Indicates that there is no connection made between the referenced point on the card-under-test and the card tester,

These markings are located on the schematic drawings where applicable and are defined in the TEST LEGEND contained on each schematic. Definitions for the above markings apply to both the ICT-102 and ICT-103 Card Tasters.

CARD TESTER WAVEFORM MARKINGS

Several symbols are used on the waveform charts to indicate special procedures required while testing a particular printed circuit card. These symbols and/& special instructions are located in the notes at the bottom of each waveform chart. Before proceeding with any test it is required that the notes be read and special instructions be carried out. For example, the notes may indicate that the Card Tester +5 volt external power supply be adjusted to +4.5 volts prior to testing the printed circuit card in question. In this case the printed circuit card could be damaged if the power supply had been adjusted to +5.5 volts for the preceeding test. Typical notes and symbols are described below:

- a. Asterisk * Symbol This symbol when placed adjacent to a pin number (either input or output pin) on the waveform chart indicates that the signal on that pin is inverted with respect to the waveform shown. Typically these symbols are located in the INPUT PINS and OUTPUT PINS columns of the waveform chart.
- b. # Symbol Indicates that no further edges are present in the output signal under test and the output is tested according to the steps for the model of Card Tester in use.
- c. Encircled Output Pins Encircled output pins are the more significant outputs that when tested check the majority of the circuits on the card-under-test. These output pins should be tested first to determine the general status of the card being tested. For example, when testing a multiple stage shift register with individual stages brought out on pins, the last stage of the shift register would be encircled and tested before the individual stages were tested. In this manner it is determined that the card is functionally operational after checking a single output pin.

MODEL ICT-102 OPERATING PROCEDURES

Following is the step-by-step procedure for performing dynamic test analysis on printed Circuit cards programmed for the model ICT 102 Card Tester. These instructions pertain to all printed circuit cards: specific instructions peculiar to individual printed circuit cards undergoing tests are listed as notes on the appropriate waveform sheet. Waveform sheets for individual printed circuit cards are contained in this volume. Before proceeding with any test, the operator must read the notes contained on the waveform sheet and follow any specific instructions first. In addition the necessary card adapters, card extender cables, and programmable load boards should be inserted in the Card Tester to accommodate the card to be tested. The steps listed below provide the necessary information for successful diagnostic testing of all printed circuit cards programmed for testing with the ICT-102.

- a. Refer to the appropriate card under test schematic or logic diagram and corresponding waveform sheet. On the waveform sheet, locate the notes and follow the instructions pertinent to the operator. Typically, the notes are located along the bottom edge of the waveform sheet.
- b. Insert the PC card adapter and/or extender cable (if required) into the CARD IN TEST connector on the front panel of the Card Tester.
- c. Insert the printed circuit card to be tested into the card adapter with the component side facing up.
- d. Locate the corresponding card under test program card and insert it into the card reader slot as depicted on the front panel of the Card Tester. Push the program card into the card reader slot until there is a noticeable resistance felt against the test card. Move the card reader handle clockwise until it is in the full closed position.




Figure 2. Model ICT-102 Waveform Sheet Example

4

Note

When initially energized, the Card Tester INPUT FAULT indicator is illuminated. Resetting the Card Tester should clear the INPUT PAULT indicator. If the INPUT FAULT indicator is not extinguished after resetting the Card Tester, a true input fault is present in the card-under-test and should be corrected before continuing.

- e. Select the output pin to be tested on the front panel IN/OUT SELECTOR switches (S2 and S3). Figure 2 shows a typical example of an output pin (pin 16) and its location on the waveform chart.
- f. Set WAVEFORM TEST switch A to the first number shown under the SWITCH SETTING heading which corresponds to the selected output pin on the waveform chart. As shown in figure 2, the number 1 would be selected by switch A.
- g. Place WAVEFORM TEST switch B to the first number adjacent to SWITCH SETTING B which corresponds to the selected output pin.
- h. Observe the three TEST indicators on the front panel and determine the outcome of the circuit being tested. The two possible indications are explained below:
 - 1. GO indicator lights green circuit being tested checks good for this measurement and the operator should continue with the next step.

- 2. NO-GO indicator lights red circuit being tested does not meet the output requirements for the programmed test. Recheck the switch settings to ensure that there has been no operator' error and then make the necessary notations on the card in test paper work for follow-up maintenance.
- i, Place WAVEFORM TEST switches A and B to the nex pair of SWITCH SETTINGS, shown on the waveform **chart**, and observe the TEST indicators as in the previous step. Continue this procedure until all settings for a given output pin have been carried out and all test indications have been GO.

Note

A # symbol in the last "B" switch setting position indicates that a NO-GO indication should be observed for all "B" switch settings (1 through 12). A GO indication in any of these positions indicates a malfunction (more edges than required).

- j. Change both IN/OUT SELECTOR switches to the next output pin number located on the waveform chart either adjacent to the output just tested or, if there is no adjacent number, to the next output pin number directly below the output pin just tested.
- k. Place WAVEFORM TEST switches A and B to each pair of corresponding SWITCH SETTING numbers. Continue this procedure until all settings for a given output pin have been carried out and all test indications have been GO. Repeat

steps (j.) and (k.) until all output pins and corresponding SWITCH SETTINGS have been tested.

- 1. Rotate the card **reader** handle counter-clockwise **to the** full open position, remove the Program **card from the** card reader **slot and** insert **the test card into the appropriate plastic card** holder.
- m. Determine whether or not the card under test requires additional testing using another program test card. If additional testing is required, repeat steps (a.) through (m.) for the additional test (s). If no further testing is required, remove the tested printed circuit card from the card adapter.

MODEL ICT-103 OPERATING PROCEDURES

Following is the step-by-step procedure for performing dynamic test analysis on printed circuit cards programmed for the model ICT-103 Card Tester. These instructions pertain to all printed circuit cards: specific instructions peculiar to individual printed circuit cards undergoing tests are listed as notes on the appropriate waveform sheet. Waveform sheets for individual printed circuit cards are contained in this volume. Before proceeding with any test, the operator must read the notes contained on the waveform sheet and follow any specific instructions first. In addition the necessary card adapters, card extender cables, and programmable load boards should be inserted in the Card Tester to accommodate the card to be tested. The steps listed below provide the necessary information for successful diagnostic testing of all printed circuit cards programmed for testing with the ICT-103.

- a. Refer to the appropriate card under test schematic or logic diagram and corresponding waveform sheet. On the waveform sheet, locate the notes and follow the instructions pertinent to the operator. Test notes are normally located along the bottom edge of the waveform sheet.
- b. Insert the PC card adapter and/or extender cable (if required) into the CARD IN TEST connector on the front panel of the Card Tester.
- C. Insert the printed circuit card to be tested into the card adapter with the component side facing up.
- d. Locate the corresponding card-under-test program card and insert it into the card reader slot as depicted on the front panel of the Card Tester. p_{ush} the program card into the card reader slot until there is a noticeable resistance felt against the test card. Move the card reader handle clockwise until it is in the full closed position.




Figure 3. Model ICT-103 Waveform Sheet Example

Note

If the INPUT FAULT indicator is lit, press the RESET switch. If the INPUT FAULT indicator is not extinguished after resetting the Card Tester, a true input fault is present in the card-under-test and should be corrected before continuing.

- e. Select the output pin to be tested on the front panel IN/OUT SELECTOR switches (S2 and S3). Figure 3 shows a typical example of an output pin (pin 16) and its location on the waveform chart.
- f. WAVEFORM TEST "A" display should read 0 (left digit blank). If the "A" display does not read zero, press the reset switch/indicator.
- g. Press the WAVEFORM TEST "B" switch corresponding to the first number adjacent to SWITCH SETTING B (figure 3) which corresponds to the selected output pin (switch number 7 in this example). WAVEFORM TEST display "A" changes to (01).
- h. Observe the three TEST indicators on the front panel and determine the outcome of the circuit being tested. The two possible indications are explained below:
 - 1. GO indicator lights green circuit being tested checks good for this measurement and the operator should continue with the next step.

- 2. NO-GO indicator lights red circuit being tested does not meet the output requirements for the programmed test. Recheck the switch settings to ensure that there has been no operator error and then make the necessary notations on the card in test paper work for follow-up maintenance.
- i. Press WAVEFORM TEST switch B which corresponds to the next B SWITCH SETTING, shown on the waveform chart, and observe the TEST indicators as in the previous step. Each time a B switch is press the A display is incremented one count. Continue this procedure until all settings for a given output pin have been carried out and all test indications have been GO.
- j. Change both IN/OUT SELECTOR switches to the next output pin number located on the waveform chart either adjacent to the output just tested or, if there is no adjacent number, to the next output pin number directly below the output pin just tested.

A # symbol-in the last "B" switch setting position indicates that a GO test result should occur after "B" switch "#" is depressed. If a NO-GO indication is observed after pressing "B" switch "#", the circuit being tested has malfunctioned.

k. Press WAVEFORM TEST switch B for each pair of corresponding SWITCH SETTING numbers. Continue this procedure until all settings for a given OutPut pin have been carried out and all test indications have been GO. Repeat steps (j .) and (k.) until all output pins and corresponding SWITCH SETTINGS have been tested.

- 1. Rotate the card reader handle counter-clockwise to the full open position, remove the program card from the card reader slot and insert the test card into the appropriate plastic card holder.
- m. Determine whether or not the card under test requires additional testing using another program test card. If additional testing is required, repeat steps (a.) through (m.) for the additional test (s). If no further testing is required, remove the tested printed circuit card from the card adapter.

Note

In some instances, the GO/NO-GO test documentation may skip "A" display counts to enable the operator to ignore "don't care" transitions in the waveform under test. For example, consider the following:

Α	1	2	3	4	5	6	7
В	6	9	NT	NT	3	6	10

Where NT = NO TEST

The operator would press the "B" switches in the following sequence: B-6 (A=1), B-9 (A=2), B-3 three times (steps A to count 5) B-6 (A=6), B-10 (A=7).

SPECIAL CONSIDERATIONS

JUMPERS

Jumpers are required occasionally while performing tests on printed circuit cards for bypassing passive components or otherwise routing DC voltages within the card-under-test. These jumpers should be carefully placed on the card-under-test prior to inserting the program card (energizing the Card Tester) into the Card Tester and should be checked to ensure proper placement. Information concerning placement of jumpers is located in the notes at the bottom of the appropriate waveform test diagram and on the schematics or logic diagrams.

+ 5V EXT POWER SUPPLY ADJUSTMENT

Four power supply output voltages are available in the Card Tester which can be applied to the card-under-test. Three of these power supplies are controlled by the program test card and the fourth, the +5 Volt EXT power supply, is adjusted by the operator according to the individual test programs. When adjusting the +5V EXT power supply to accommodate different printed circuit card families, care should be taken to adjust the output voltage within \pm 100 millivolts of the recommended voltage. Exceeding the 100 millivolt tolerance can cause erroneous readings on the Card Tester GO/NO-GO indicators, as described below.

Erroneous readings caused by maladjusted power supply voltages is normally due to the RC timing circuits present on many cards. A large voltage variation in either direction will cause a significant change in the duration of the timed interval, and may result in an erroneous "B" switch count. This phenomena is illustrated in Figure 4, along with the timing variations imposed by the tolerances on the resistor and capacitor values. The curves were generated for the circuit shown in figure 4. The switching threshold of gate Y was found




Figure 4. Typical RC Network

to remain nearly constant at approximately 2.0 volts as the supply voltage was varied from 4 ,50 to 5 .00 volts.

It is seen-in Figure 5 that with Vcc = 4.75 and nominal RC values, Gate Y will switch 1.68 usec after the output of Gate X goes to the high state. With VCC = 5.00 and the resistor and capacitor values at the low end of the tolerance range, Gate Y will delay 1.43 usec before switching. With Vcc = 4.50 and the timing components at the high end of the tolerance range, Gate Y will delay 2.05 usec before switching. Thus, it is seen that for curves A and B, a "B" switch count of 2 would be obtained; while an erroneous "B" switch count of 3 would be obtained for the conditions represented by curve C.




Figure 5. Voltage Tolerance Versus Time Delay Chart

9

For cases where the time delay circuit is isolated from other circuitry it would usually be possible to program around the problem discussed above. However on many cards, several timing circuits operate in series such that while one programming technique may provide a wide margin of safety for one circuit in the series, it may reduce the margin of safety for another timing circuit in the series.

Therefore it is desirable to reduce the magnitude of error of the controllable variables such as supply voltage which determine the duration of the timed intervals.

Note

The above conditions also affect
the pulse duration of slivers (spikes)
noted in some program waveforms.
These spikes are not tested by the
Card Tester (too narrow for detection)
and are not critical with respect to
the logic circuit operation. In most
cases the spikes are less than 10
nanoseconds in duration and in some
cases are hardly discernable from
one Card Tester to the next.

PRINTED CIRCUIT CARD ADAPTERS

Several printed circuit card adapters are available to interconnect between the Card Tester and various printed circuit card families contained in this manual. Following is a cross-reference table of the individual card adapters and associated printed circuit card family. Pin number cross-reference and **card adapter identifica**tion for individual PC card adapters are provided in the following tables and illustrations.

Table 1. Printed Circuit Card Adapters

I I DYNATRONICS PART NO.	MILITARY NOMENCLATURE	ADAPTS CARD TESTER TO
12-890051	MX-9089/USM-371	23 Pin Anelex
12-890052	MX-9090/USM-371	44/88 Pin Anelex
12-890053	MX-909l/USM-371	22 Pin SN-394 (RED)
12-890054	MX-9092/USM-371	26 Pin SN-394 (BLACK)
12-890056	MX-9093/USM-371	22 Pin MD-674
12-890059	MX-9094/USM-371	43/86 Pin FGC
12-890055	MX-9095/USM-371	60 Pin TCU
12-890050	MX-9096/USM-371	46 Pin GDE
12-890058	MX-9097/USM-371	25 Pin FGC

PRINTED CIRCUIT CARD ADAPTERS MX-9089/USM-371

Table 2. Printed Circuit Card Adapter MX-9089/USM-371
Pin Cross Reference

CARD TESTER		
PIN NUMBER	ADAPTER MX-9089/USM-371	CARD TESTER PIN NUMBER
46	12	35
45	13	34
44	14	33
43	15	32
42	16	31
41	17	30
40	18	29
39	19	28
38	20	27
37	21	26
ł	22	25
	23	24
		_
-	46 45 44 43 42 41 40 39 38	46 12 13 14 14 43 15 16 17 40 18 39 19 38 20 37 21 36 22




Figure 6. Printed Circuit Card Adapter MX-9089/USM-371 (23 Pin Anelex)

PRINTED CIRCUIT CARD ADAPTERS MX-9090/USM-371

Table 3. Printed Circuit Card Adapter MX-9090/USM-371
Pin Cross Reference

ADAPTER MX-9090/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9090/USM-371	CARD TESTER PIN NUMBER
1	55	23	36
2	53	24	34
3	51	25	32
4	49	26	30
5	47	27	28
6	45	28	26
7	43	29	24
8	41	30	22
9	39	31	20
10	37	32	18
11	35	33	16
12	33	34	14
13	31	3 5	12
14	29	36	10
15	52	37	8
16	50	38	6
17	48	39	4
18	46	40	2
19	44	41	
20	42	42	54
21	40	43	
22	38	44	56




Figure 7. Printed Circuit Card Adapter MX-9090/USM-371 (44/88 Pin Anelex)

PRINTED CIRCUIT CARD ADAPTERS MX-9091/USM-371

Table 4. Printed Circuit Card Adapter MX-9091/USM-371
Pin Cross Reference

CARD TESTER PIN NUMBER	ADAPTER MX-9091/USM-37!	CARD TESTER PIN NUMBER					
22	12	11					
21	13	10					
20	14	9					
19	15	8					
18	16	7					
17	17	6					
16	18	5					
15	19	4					
14	20	3					
13	21	2					
12	22	1					
	PIN NUMBER 22 21 20 19 18 17 16 15 14 13	PIN NUMBER MX-9091/USM-371 22					




Figure 8, Printed Circuit Card Adapter MX-9091/USM-371 22 Pin SN-394 (Red)

PRINTED CIRCUIT CARD ADAPTERS MX-9092/USM-371

Table 5. Printed Circuit Card Adapter MX-9092/USM-371
Pin Cross Reference

ADAPTER CARD TESTER ADAPTER CARD TESTER					
MX-9092/USM-371	PIN NUMBER	MX-9092/USM-371	PIN NUMBER		
1	52	29	26		
2	51	30	25		
3	50	31	24		
4	49	32	23		
5	48	33	22		
6	47	34	21		
7	46	35	20		
8	45	36	19		
9	44	37	18		
10	43	38	17		
11	42	39	16		
12	41	40	15		
13	40	41	14		
14	39	42	13		
15	38	43	12		
16	37	44	· 11		
17	36	45	10		
18	35	46	9		
19	34	47	8		
20	33	48	7		
21	32	49	6		
22	31	50	5		
23	30	51	4		
24	29	52	3		
25	28	53	2		
26	27	54	1		




Figure 9. Printed Circuit Card Adapter MX-9092/USM-371

26 Pin SN-394 (Black)

PRINTED CIRCUIT CARD ADAPTERS MX-9093/USM-371

Table 6. Printed Circuit Card Adapter MX-9093/USM-371
Pin Cross Reference

r in Oross Reference							
ADAPTER MX-9093/USM-371	CARD TESTER PIN NUMBER		ADAPTER MX-9093/USM-371	CARD TESTER PIN NUMBER			
A	1	П	N	12			
В	2		P	13			
C	3		R	14			
D	4		S	15			
E	5		T	16			
F	6		Ü	17			
H	7		V	18			
1	8		W	19			
K	9		Х	20			
. L	10		Y	21			
М	11		Z	22			

#G, I, O, Q - omitted




Figure 10. Printed Circuit Card Adapter MX-9093/USM-371 22 Pin MD-674

PRINTED CIRCUIT CARD ADAPTIERS MX-9094/USM-371

Table 7. Printed Circuit Card Adapter MX-9094/USM-371 Pin Cross Reference

ADAPTER MX-9094/USM-371	CARD TESTER PIN NUMBER	П	ADAPTER MX-9094/USM-371	CARD TESTER PIN NUMBER
1	1	Π	45	23
3	2		47	24
5	3		49	25
7	4		51	26
9	5		53	27
11	6		55	28
13	7		57	29
15	8		59	30
17	9	$\ $	61	31
19	10		63	32
21	11	$\ \ $	65	33
23	12		67	34
25	13		69	35
27	14	$\ \ $	71	36
29	15		73	37
31	16		7 5	-38
33	17		77	39
35	18		79	40
37	19		81	41
3 9	20		83	42
41	21		85	43
43	22			
		\perp		




Figure 11, Printed Circuit Card Adapter MX-9094/USM-371 43/86 Pin FGC

PRINTED CIRCUIT CARD ADAPTERS MX-9095/USM-371

Table 8. Printed Circuit Card Adapter MX-9095/USM-371
Pin Cross Reference

ADAPTER	CARD TESTER	ADAPTER	CARD TESTER
MX-9095/USM-371	PIN NUMBER	MX-9095/USM-371	PIN NUMBER
1	56	31	54 (+ 5 V)
2	51	32	No connection
3	No connection	33	55
4	49	34	53
5	47	35	52
6	45	36	50
7	43	37	48
8	41	38	46
9	39	39	44
10	37	40	42
11	35	41	40
12	33	42	38
13	31	43	36
14	29	44	34
15	27	45	32
16	25	46	30
17	23	47	28
18	21	48	26
19	19	49	24
20	17	50	22
21	15	51	20
22	13	52	18
23	11	53	16
24	9	54	14
2.5	7	55	12
26	5	56	10
27	3	57	8
28	No connection!	58	6
29	No connection	59	4
30	1	60	2




Figure 12. Printed Circuit Card Adapter MX-9095/USM-371 60 Pin TCU

FRINTED CIRCUIT CARD ADAPTERS MX-9096/USM-371

Table 9. Printed Circuit Card Adapter MX-9096/USM-371
Pin Cross Reference

ADAPTER MX-9096/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9096/USM-371	CARD TESTER PIN NUMBER
*1	55	Α	56 (GRD.)
*2	53	В	54 (+4.75 V)
3	51	С	59
4	49	D	50
5	47	E	48
6	45	F	46
7	43	Н	44
8	41	J	42
9	39	К	40
10	37	L	38
11	35	М	36
12	33	N	34
13	31	P	32
14	29	R	30
15	27	S	28
16	25	T	26
17	23	U	24
18	21	v	22
19	19	W	20
20	17	x	18
21	15	Y	16
22	13	Z	14
23	11	AA	12

^{*} If these pins are Power/GRD they are tied to +4.5V/GRD on Autodin Card itself.




Figure 13. Printed Circuit Card Adapter MX-9096/USM-371 46 Pin GDE

1 8

PRINTED CIRCUIT CARD ADAPTERS MX-9097/USM-371

Table 10. Printed Circuit Card Adapter MX-9097/USM-371 Pin Cross Reference

ADAPTER MX-9097/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9097/USM-371	CARD TESTER PIN NUMBER			
1	25	13	13			
2	24	14	12			
3	23	15	11			
1	22	16	10			
5	21	17	9			
6	20	18	8			
7	19	19	7			
8	18	20	6			
9	17	21	5			
10	16	22	4			
11	15	23	3			
12	14	24	2			
		25	1			








Figure 14. Printed Circuit Card Adapter MX-9097/USM-371 25 Pin FGC




P.C. Assembly SM-E-546587 P. C. Logic: SM-E-54686











P.C. Assembly SM-E-546590 P.C. Logic SM-E-546589







CELOEC-T-1MIO MACHIOLOGY . W. L.

26


P.C. Logic SM-E-546592






P.C. Assembly SM-E-546593

P.C. Logic SM-E-546592






[.]C. Assembly SM-E-546596


[.]C. Logic SM-E-546595


	神 原·非 种植	20A.	6			WAVEF				DYNATRON		
	92*	6.3									MMMMM	Managem
	TEST PARAMETERS	64								Ŭ.	N 1	
	Voc -4 TV - 16 - 15 C - 16 C -	65		<u>- 1</u> 1		# # # # # # # # # # # # # # # # # # #		*				1
	AFF U W. W.C.	67		•	<u> </u>	· · · · · · · · · · · · · · · · · · ·				4 4 4		
	-v max me	60	s L n.		ш.	. n n		n in			سلس	
		6	:e []	• •		-			• • • • • • •	-		
	50	700 l										
	FOR ASSIGNACION	72		ibalibidi. Totak					mmi			
•	10	73			- 							TA.
'	3	74	84	- 1								
	<u> </u>	74 75		<u>. </u>	• • • • • • • • • • • • • • • • • • •		_	-				
	7 -50	76		r r	ş · · · · · ·							
		77		nenation on an				_1	, a	4 21	8 1 9	
	21, 23, 17, 70, 11, 16, 13, 47,				ANAAAAAAAA				. 4			
		e7 @a		;	6 ±				8 4 - *		:: :	4
	OUTPUT PINS (TEST POINTS) SWITCH SETTING			er and the connect		in i ge samme age www.www.ww.					nnnnnnnn	กกกกกกกกกกกกก
	1					بــــــــــــــــــــــــــــــــــــــ		л <u>.</u>			**	
	3) A [12]			ՆՆՆ	ناس			سنشتب	ښىښ	ىن بن ب	ᠾᢤᢥ	רעע
	78 A 12		für	تحصر	تنت	تتت		سينين	بتبت	ىزىزىر	ىنىنى	m
	51, 45°, 20 B 1 A 127					Γ		بنبنب	nni	ىنىنى	ىئىن	und
	30, 15 8 1 24 A 12		#) ,	JLJLJL h n h n	! :	٠,				
	19, 14			innonnanasahai	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	ronannahhania		100	: ::	: ::	· !! !	4.4
										1 11	:1 1	
1	A B		3.		•					: :	:: :	1
,			₫			! !! :	•		: ::	: :.	1: :	1
			=	: : :		:: ;		: ::	: ::	:	11 :	.]
1 1 1	A		3: ::::	# 1		11 1		* * * g * * * *	: : : :	: ::	i: :	4
			‡ ∷∷∷	*	:	1: 1		1 1111		: ::	: :::	
			#	:	; ;	:: :				; ;;	11 1]
	A		3							: ::	:: :	1
• • •	A		₫					1 :::::::::::::::::::::::::::::::::::::		: 1:	;; ;	1
	6		1 : ::::	11 1 , ;	. :					1 11	11 1	1
					: ::			1 11 1 1 1				
. 4	COPYRIGHT 1971 GENERAL DYNMAICS CORP. PRINTED IN U.	5.A. +80 F		innannanannini	nnannananan	nanananananan	innnannnaenna	www.	nchannanananana	0000000000000	00000000000	100000000000000000000000000000000000000
												1000000000
	NOTES:											
-												
•	1. * DENOTES IN	1. * DENOTES INVERTED SIGNAL.					4.	OUTPUT S	HEMATE A	DE NI∩ጥ ፡	VNIC DO N	Olic
SM-E-546596 DOC: NO. 23-2167-11								WITH TES				
	2. VCC (+5EXT) I	LOGIC SU	PPLY AD	USTED TO) +4.75V	' <u>.</u>	•	CORRECTI				
								20	10	-5.501 1		TANTITUIL.
	3. ENCIRCLED O	UTPUT P	NS ARE "	KEY" AND	SHOULI) BE						
GOVT APPD. JN DATE 7-7-71	GO/NO-GO TI											
GOVT APPD. DATE 7-7-7/		·										
					وبرساني سيجنان تساويست							والمستوالي الأمالية



P.C. Assembly SM-E-546599


P.C. Logic SM-E-546598






P.C. Assembly SM-E-546602


P.C. Logic SM-E-546601






P.C. Assembly SM-E-546605-001


P.C. Logic SM-E-546604






P.C. Assembly SM-E-546605-001


P.C. Logic SM-E-546604






P.C. Assembly SM-E-546614

P.C. Logic SM-E-546613






4 2

P.C. Logic SM-E-546613

Doc. No. 23-2170-22


S16	FORMS DYNATRONICS TESTAGR MUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU
- C3	
- C3	
100 pm 10 mm 10 m	- · · · · · · · · · · · · · · · · · · ·
-ce []	
UNIONALAMENTE TECT CONTINUE DE CONTINU	
www.www.comenter.	annoniponophoniponophonophonophonophonoph
1950 L	
96	
The second secon	
4St	
-22	
המנת הברי נעות הבינות הפתע של השל בנו בנו בנים בנים בנים בנים בנים בנים בנים בנים	
1	Ti di
 	┅┅┅┅┅┅┅╬╬┉╬┉╬┉╓ ╻╻╻╻╻╻
1.1	
<u>+-1</u>	
<u>1</u> .1	
<u>+-1</u>	
<u>i - </u>	
FL	
e est la	วะกรอง . อรรมชากมหน่ายเล่วงเลกียอกใหม่เกิดเกิดเกิดเกิดเกิดเกิดเกิดเกิดเกิดเกิด
777777777777777777777777777777777777777	73 +85 75 +86 77 +87 78 +50 79 +51 79 +52 70 +70 70




P.C. Assembly SM-E-546620


P.C. Logic SM-E-546619


4 4






P.C. Logic SM-E-546622






P.C. Assembly SM-E-546626


P.C. Logic SM-E-546625 4 8






P.C. Assembly SM-E-546629

P.C. Logic SM-E-546628




5 1




r. C. Assembly SM-E-346632


P.C. Logic SM-E-546631


Doc. No. 23-2175-11





P.C. Assembly SM-E-546635







P. C. Assembly SM-E-546635


P.C. Logic SM-E-546634


Doc. No. 2176-22





P.C. Assembly SM-E-54005*
P.C. Logic SM-E-540057







P.C. Assembly SM-E-546633

P.C. Logic SM-E-546637


Doc. No. 23-2177-22







P.C. Assembly SM-E-546641


P.C. Logic SM-E-546640







P.C. Assembly SM-E-54664





P.C. Assembly SM-E-546644






P.C. Assembly SM-E-546647

P.C. Logic SM-E-546646

		eut eas	A 56 4	128 NI SEC		WAVEFO				RONICS TES
				50.1.0203.07					wwww	
			64 0	And the second s	-				J	Ų.
	TEST PARAMETERS	i.	55 CZ		Ü				, I	j J
	Vec 44.75 Sic (Aby exc)		e [C3]					Ľ,	1 A S	Y 7
	+v 12 CL# 32,#0		67 [64		7 0	£3			1 0 0	
1	-v 12 arr cas +05C		58 •C5 E							<u> </u>
	 		اما ت	មិនស្វារមាលសុកប្រជាពិសាធាតុរាជមាន សុកប្រជាពិស្សា។ សុខសុវារមាលសុកប្រជាពិសាធាតុរាជមាន សុកប្រជាពិស្សា។	**************************************	ranes cases	Эгрария подпримента подпримента в подпримента в подпримента в подпримента в подпримента в подпримента в подприм В подпримента в подпримент	ennenneranna.	-0200000000000	nanan-ananan
			7 23 33	Notice that the second control of the second	.00060 2 007 92 0000.					
	WOW ASSIGNMENT,		72 .20		a reality there is a					
	10 ROUTE PIN 34 TO 15, 26, 28		73 .03		•					
•	2 +12v	3,37,48,50	74 1B4							
1	4 -124		75 -96				•			
	5 GRD 1: 6 - 7 +84	· · · · · · · · · · · · · · · · · · ·	75 -96 . 76 -86 . 77 -87		٠			-		
1	8 +85 9 +86		,, ,8,							1.8
Ĭ			70 •50		•		,		1 65	
	<u> </u>		79 -51				: 6 is 1		a a a	:: :
			80 •52		;				9 a â	
⇒	OUTPUT PINS (TEST POINTS) S	WITCH SETTING	• CO REF	er oben en er en en en en en en	English Mann			macaaani	mmmmm	uuviuuuuuu
•	(30) 34, 35, 36 (8)	2 1 11 16	FL			L_				
=	11, 16 A	1 2 3 4 2 2 1 5 4						 	1 !!	1; 1,
5	18, 21 D	1 2 3 4 2 2 11 9 7		,,,, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,						
i	A			· · · · · · · · · · · · · · · · · · ·					: ::	:: :
	A 8		1 3	· · · · · ·	: : : : : : : : : : : : : : : : : : : :					11 1
	.A.				1 .1	1: :			: ::	11 1
	A B				1		: ::::::		1 11	:: :
	A B				1.1		; ;; ; ; ;		: 11	:: :
	A B	 				100		: ::	! !!	;: ;
	<u> </u>		##		1.1	100	1 11 1 1 1	::	: ::	11 1
	l B	 	111		::	: ' ;	: :::::::::::::::::::::::::::::::::::::	: : : :	: ::	:: :
: 5		 	H = H	31 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		1.	: :: : :	: : : :	: ::	;: !
	ļ.,	} 	111		. 1:	11 1	1 1 1 1 1		; ;;	11 1
• :-	- A	 	\mathbf{H}	1 1 1	: ::	:: :	: :::::::::::::::::::::::::::::::::::::	11	; ;;	:: :
3	T A					:: :	1 11 1 1	1 1	; ;;	:: :
5 5 5	A A		H		1 11	:: :	1 11 1 1 1		1 11	:: :
	B A				, 1 · · · · · · · · · · · · · · · · · ·	!: ;	: :::::::::::::::::::::::::::::::::::::		1 11	:: :
	B		HH	11 1 1		1.3	1 11 1 1			:: :
	B.A.				::	111	1 20 1 1 3	: : : : : :	! ::	!! !
	COPYRIGHT 1971 GENERAL DYNAMI	CS CORP. PRINTEL IN U.S.A	BO REF TO	nnennanananenanananiani	ການປູນທ່ານການກໍ່ນັບກາດກ	บบบบบบบ	nanonananananananananananananananananan	miniminimi	monomorphism	wwwwww
									 	
•	NOTES:									
I	DIM 10 OT	ויי יום זא א' ייים או	\bigcirc DN1N	I OD INKÆDÆED		4	CICMAI IPURIO O	I DINIC 24	AMIN 90 *	ne cuma
	PIN 18 OC	JTPUT CAN BE N	AIMNO	T OK INVERIED.		4.	SIGNAL LEVELS OF	N PINS 34	аир 36 А	KL -bV TC
1	2. VCC (+5EXT) LOGIC SUPPLY	ADJU	STED TO +4.75V		5.	SIGNAL LEVELS OF	I PIN 35 A	RE OV AN	D +6V.
23-2180-11										
			KE KI	EY" AND SHOULI	7 RF	ь.	ALL OTHER SIGNA	TO AKE OA	10 +4.5V	•
	GU/NU-GU	TESTED FIRST.								




P.C. Assembly SM-E-546646 P.C. Logic SM-E-546646


7 0


Doc. No. 23- 2180-11

		INPLIT PINS	COL SIG	128 M.	sec	WAVEFURMS		DYNATRONICS TE
			63 -00					
			64 ·CI				N	
	YESY PARAMETERS		65 .2] -yy	<u>.</u>			
	Van A 75 SIG (OR)		66 -03	,	7.5	- **		· · · · · · · · · · · · · · · · · · ·
	Vos 44.75 SIG CARD 2V CARD SILVEC		67 -04	1	i i i i i i i i i i i i i i i i i i i			
	•v 12 C.# 32,40	<u></u>	-+-	1	L.		The state of the s	
	-v 12 CLR 32,40	<u> </u>	€0 •05	· ·				
			69 -c6	6	***************************************		• • • • • • • • • • • • • • • • • • • •	
			70 +B0		antonial outonou	AN CONTENENTALISM TO TO THE SECOND SECONDS		១០១៤, ១០៩៣, ១០៩៣, ១០៩២, ១០៩២, ១០៩២, ១០៩២, ១០៩២, ១០៩២, ១០៩២, ១០៩២, ១០៩២, ១០៩២, ១០៩២, ១០៩២, ១០៩២, ១០៩២, ១០៩២, ១០
i			7i •BI	daaan 🕶		an marchenasa		
	HOW ASSIGNMENT	 	12 + 32	4				
	IO ROUTE PIN 34 TO 15, 26, 38	————	73 +83			• • • • • • • • • • • • • • • • • • •		ساسسسس
	2 177		74 +84					
	3 -	13, 37, 48, 50						
	4 -12v 5 780	14, 19	75 +8 5	<u> </u>	* *	·	•	
	7 •64	17	76 +Bb				~	
	8 ·B5 9 ·Bo		77 +87			• • • •	** * * *	
	\$1.50	 	7B •50	-4	•	•••		t id to
		<u> </u>		4			(1.)	1 1: 1: 1:
			/9 •Si	4			1 (3 1 1 1 1 1 1 1 1 1	1 11 11 1
			80 -52	<u>'</u>				
	OUTPUT PINS (TEST POINTS)	SWITCH SETTING	• CO REF			angen to the control of the personal		ananananananananananananananananananan
	(200) 34, 35, 14	A 1 2 3 4 B 2 1 11 10	TFF]	1			
	11, 16	A 1 2 3 4		1	<u>i</u>			
	18,21	B 7 1 5 4	+++-			· ·		
	19,11	B 2 11 9 7	+++-	4				;
	<u></u>		111	1		The second second		
		16 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	 	1	:			
		HA H H H H H	+++=	1				
		A	F-F-F-	1			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
		TĂ I I I I I I I I I I I I I I I I I I I	111	1				
		A	- - - -	-			1 14 1 2 1 1 1 1 1	1 11 4
		- 	+++	4: :			1 1 1	1 11 11 1
		16 1 1 1 1 1 1 1 1	111	1	*	4 - C	1 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
		A		1		1 11 1		
		A I I I I I I I I I I I I I I I I I I I				e e e e e e e e e e e e e e e e e e e		
		A	T -	1				
		TATTT	111	1				
		TA THE	+++]		\$ \$ 1	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	1 11 11 1
		- B	+++-	-		4	1 11 11 11 11 11	1 11 11 1
		- ┇┋┋ ┪┪	111-	4:		1 11 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	: :: :: :
		T B	111	1		11	1 11 1 11 11	
			++-	- 1				
		TALLILL	111	1				
		↑ ² 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 +		1:		1.1	4 70 14 40 1 1 4 4	1 11 11 1
	CODMOISSE SEE SEES	MANUS CORD DRIVES OF		haragan' a mana	giak sangi ngingga yari n	ansien sampunger and sampunger and an	000000000000000000000000000000000000000	000000000000000000000000000000000000000
- 0 0	COPYRIGHT 1971 GENERAL D	NAMICS CORP. PRINTED IN IL.S.	A. T+BO REF	ម្តាក់ក្រុមប្រជាជាក្នុង នេះ ប្រើប្រើប្រ	traci, saltallinimit		ายออกเลออนเกลอดกลากกลากกลากกลากกลากการ	MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM
6 0	NOTES:							
ļ								
I	1 PIN 18	OUTPUT CAN BE	NORM	MAL OR INV	ÆRTED.	4. SIG	NAL LEVELS ON PINS 34	AND 36 ARE -6V TO
•	2. VCC (15)	XT) LOGIC SUPP	LY AD	JOSTED TO	+4./5V.	5. SIG	NAL LEVELS ON PIN 35	ARE OV AND +6V.
	3. ENCIRCL	ED OUTPUT PINS	ARE "	"KEY" AND	SHOULD B	BE 6 ATT	OTHER SIGNALS ARE OV	/ Tr () + / 5 \/
	GO / No 1=0	GO TESTED FIRST	1			V. Mala	OTHER DIGINALS ARE U	10 74.50.
	GC/ NO-	OO TIOTED LIK91	•					
15.								
						D	.C. Assembly SM-E-54	6647
						1	* O * Upacinity in Divi-T-04	UU11




P.C. Assembly SM-E-546653





P.C. Assembly SM-E-540650 and SM-E-viboby


		MPUT PINS	cor 2%	• •>	WAVEFORMS	DYNATRON. CS TESTAGRAM
			63 (00)			TUTUTUTUTUTUTUTUTUTUTUTUTUTUTUTUTUTUTU
	TEST PARAMETERS	,	64 -C1 65 -C2			
	Vac 1-4.75 \$16 [CRO VITC	1	66 03	}		
	- REV -		67 -54		i	
	-4 12 BT GLE		68 • €5	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	
			69 -C6			
			70 +80	innanananiar	uninninuur.	uninninnunn
			71 •Bi			
	NOW ASSIGNMENT		72 1-82			
	2 -2%		73 ·B3			
	3 4 - 12v	 	74 +B4	·		
	6;		75 +65	-		1
	8	 	76 +6c		•	
		-	79 -50			
			79 •Si	the state of the state of the state of	· :	1 1
	Ì		80 -52		• • • • • • •	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -
	OUTPUT PINS /TEST PO	NTS: SWITCH SETTING	•CO REF	im a ii de coignaí ac	white depond	mminmi
	€ >	4 e				
		<u>A</u>				
		A			*	· · · · · · · · · · · · · · · · · · ·
					•	<u> </u>
	 	B A			•	•
	 	- B	╁╁┼┫	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	· · · · · · · · · · · · · · · · · · ·	
		- 18 1 1 1 1 1 1 1 1 1		f	; ;	; ;
		<u> </u>	 	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	:	: · · · · · · · · · · · · · · · · · · ·
				f	• · · · · · · · · · · · · · · · · · · ·	1 1
		Δ		: : : : : : : : : : : : : : : : : : :	• • •	l i
•		A				· · · · · · · · · · · · · · · · · · ·
-		A B			•	
93 maj eri mi		A B			•	•
		A B A A A A A A A A A A A A A A A A A A		· · · · · · · · · · · · · · · · · · ·		
			+++-1	: : : : : : : : : : : : : : : : : : : :	1 1	· · · · · · · · · · · · · · · · · · ·
		B A 3		: : : : : : : : : : : : : : : : : : :	\$ - 1 · • •	
		A			f - 1	<u> </u>
		A B			1 4	1
	COPYRIGHT 1971 CENERAL DYN.	AMICS CORP. PRINTED IN U.S.A.	+BO PEF		<u>ata'a a a'a a a a a a</u>	
	NOTE:					
	THIS TES	T APPLIES POWER	ONLY.			
SM-E-546659 DOC. NO. 23-2183-11						
SM-E-546659 DOC. NO. 23-210011	•					
♣ ,						
DATE 7-8-71						




7 6

P.C. Logic SM-E-546661

Doc. No. 23-2184-11






P.C. Assembly SM-E-546807

P.C. Logic SM-E-546806

Doc. No. 23- 2185-11

8


		INFUT PINS	COL S		- - 4 ₇₄					WAVEFO							STAGRAM -
			63 •		www		mm	hunn	nnnı	hum	unnu	ww	mm	ww	nnn	www	m
	TEST PARAMETERS	11", 15, 29, 31	65 -	CZ	75-							1		47—			
	ves +4.7% 349 HVCC5 5R5 2V - 10400 12 FGR5 11 VC	1	66 -	C3										-	· 		
	• cr 11"2	12*, 22-	67 -	C4			1 1				 -			1	, 		
	-v - ar cus +05C	20	68 +	C5	1 1	<u> </u>	<u> </u>										
		24 21	69 -	_ L		י רום חר י	olekan di	: i icas: rain in	។ មានភាគ	ngger		: : : e'e'e e		חים חים			
			70 +	⊣ .										ф; Ш ; ппп ф			
	ROW ASSIGNMENT		72 •			745	ti.			–				<u> </u>			
	1 +84		73 •1			1		<u> </u>	r" : "1		7			4	ــــــــــــــــــــــــــــــــــــــ		
•	3 +86 4 +C5	18, 27, 37	74 +1 75 +	B4 [4	++-+-		1 1		$ \pm$ $-$ [·				! !	<u> </u>		
	5 6 +C1	13, 16, 25, 30	75 +	_h'					i	1		++		1	<u> </u>		
	7 •C4 8 •C6 9 —	5, 10, 13, 23	77 •	B7 1	<u> </u>				Ť.			1 1			! ! !		:1
			78 +	so	+ + + +		1		1					1 1			
1			79 •	SI .		; ;	!!!		:	!				11	· :		
-	OUTPUT PINS (TEST POINTS)		80 4	52		a d'o a i	40000	innana					5555				
	19	SWITCH SETTING A 1 2 3 4 5 6 7 8	+CO RE	1 1 1 1 1 1 1		ւսսս 1 ՝	ւրիոր		ուսու				– 10000		, , ,	יחיחיחיו	wwwi
'- '-	23	9 3 9 11 6 11 5 10 4 A 1 2 3			. ! !	-	1 .							٦ ، 			14
-	17, 28, 33	A 1 2 3 B 4 6 7];—	<u> </u>		 			; <u>. </u>	<u> </u>			1 1			
		A		Ξ;	1 1 1	:					•	! ;		1 1			
		B		_	1 1 1	:	i : 1		!	:	•	1 1		1 #			1
		Α		∃ ;	1 1 - 1	!	1 1			:	÷	: :		1 1			;
		A		- 	4 1 - C	!	1 1		. ;	;	:	: :		1 1			
		А];		i			.1 i	i		: :		11			
		A	丗	վ;		;			1	· !		: ;		11			
		B		<u>-</u> :	: : 1	1	1 i		1		:	; ;		11			!
		A			1 1		1.1					: ;		1-1			
··		A B		-1 :	! :	:					:	: :		11 .			
		A B		∃.	1 1	:	!!!					1 :		11			
		A B A		= ;	; . I	;	1 1 1		; ;		;	1 :		£ 1			:
		B A]:	1 1 1	1	· • • • • • • • • • • • • • • • • • • •		;		:	; ;		1 1			!
<u>-</u> `		B		1	i		1-1		1 .		1-	1 1		1 1			- 1
		A B A B		1								: :					
·		NAMICS CORP. PRINTED IN U.S.A.	+ BO RE	י וויויוי	unnn	unir	nnn		תרתת.	ասող.	<u> ហេក្រក</u> ក	เนนานา	<u> </u>	תתיתת	www	\overline{m}	
	NOTES:																
	1. * DEN	OTES INVERTED S	IGN <i>I</i>	AL.													
-	2. VCC (-	+5EXT) LOGIC SUF	PLY	A DIU	STED	TO +4	. 75V.										
SM-E-546807 DOC. NO. 23-2185-11 '		T-102 TESTER "#"															
		" SWITCH ARE NO					•										
		r-103 TESTER PRES															
GOVT APPD. TN DATE 7-7-7/		RE INDICATED BY	"#" :	; VALI	D TES	T IS C	3O										
GOVT APPD. 37N DATE 7-7-2/	INDIC	ATION.															



P.C. Assembly SM-E-546810

P.C. Logic SM-E-546809


Doc. No. 23-2186-12



Doc. No. 23-2186-12


P.C. Assembly SM-E-546810


P. C. Logic SM-E-546809





8 2 P.C. Logic SM-E-546809


Dec. No. 23-2186-22















PC Assembly SM-E-546831




PC Assembly SM-E-546831










P.C. Assembly SM-E-546837
P.C. Logic SM-E-546836

	· · · · · · · · · · · · · · · · · · ·	INPUT PINS	COL SIG	4μ SEC ·	WAVEFORMS	DYNATRO
			63 •00	<i>incipulumini</i> hoodoo	wininnminninn	www.ww.
		20, 26 , 32, 40 , 34, 14, 21, 15	64 -CI 65 -C2 66 -C3		The state of the s	
	TEST PARAMETERS	44 , 25	66 -63			-
	Vec \$4.75V \$10 \$40C \$60D \$100 \$120BD \$110VCC \$100 \$1		67 -C4 68 +C5			
	-V BIT GLK -OSC	23	69 -C6			
			69 -C6 70 480 71 +B1	ผู้โภกติดเกลาสุดภาษณ์ของเพียงของ	ուփարաապարակու	Manager of the company of the compan
			71 •B1			
	ROW ASSIGNMENT		72 +B2 73 +B3			
	1 .64 2 +Bo 3 -C?	38	73 +83 74 +84 75 +85 76 +86 77 +87			
, ",	5 — 6 ·Cl		75 +85			
'	7 B6 8 +C3 9 +C6	(4 , 10 t7	76 +86			
A.			78 +\$0 75 +\$i	**	· · · · · · · · · · · · · · · · · · ·	
			75 +Si 80 +S2			1 1 1 1 1 1
	OUTPUT PINS (TEST POINTS)	SWITCH SETTING	90 +S2 +C0 REF	់ នៅក្នុងក្រុកក្ កក្កក្ កក្	າກລົກກ່ານກວນກຸກກ່ານກຸດຄຸ້	www.www.
	11, 16, 30, 36, 29	A 1 2 3 4 5 B 4 b 3 5 7				
3 ■	28	A (1 2 3 4 5 6 7 8 10 3 A 1 2 3 4 5 6 1				, <u>U</u>
**	3	B 5 9 3 7 10 2 A 1 2 3 4	H			
•	21	A 1 2 3 4 B 3 7 5 9		r		<u> </u>
-	27	A 1 6 3	+		t <u>`</u>	
		B A B B B B B B B B B B B B B B B B B B	++	The state of the s	4.1	f # ;
•		A B				11
]		B A				4 1
ı,		8 A B	++-1	1 · · · · · · · · · · · · · · · · · · ·	4 4 4	f f
		A B		en de la companya de La companya de la co		1 1
			++-1	. (1		4 4 4
:=		B A B	111	• • • • • • • • • • • • • • • • • • •	! :	4 4 1
		A B		e de la companya de l		4 1 2
		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	+	ė t		4 4 1
		A H		٠,,		
	COPYRIGHT 1971 GENERAL BY	NAMICS CORP. PRINTED IN U.S.A.	೨೨೧€೯		uming ng mang ang mang mang mang mang mang	<u> </u>
. .	NOTES:					
- - ,						
	1.	* DENOTES INVE	RTED	I:PUT.		
SM-E-546837 DOC. NO. 23-2194-11	2.	VCC (+5EXT) LCG	ic s	JPPLY ADJUSTED TO •4.75V.		
	3.	ENCIRCLED OFF	N T I	INS ARE "KEY" AND SHOULD	: 42 4°	
	***	GO/NO-GO TEST	PDT	Decile	@ Ye's	
GOVT APPD. 3N DATE 7-7-7/		and the second of the second	4 . 15	%.2 B ●		



P.C. Assembly SM-E-546840


P.C. Logic SM-E-546839

9

4

Doc. No. 23-2188-11

DYNATRONIC S TESTAC
1
1
· · · · · · · · · · · · · · · · · · ·
· •
A BW.
i wa w
i



END 02-05-83

DATE





